

Tag-based modelling of the AAA/SynDEX methodology

Work in progress

| | | |
|---------------|--|--------------------|
| Dumitru Potop | | INRIA Rocquencourt |
| Yves Sorel | | France |

Motivation


- Changes (recent and upcoming) in the AAA/SynDEx methodology
- Need for a better formal framework
 - Temporal aspects
 - Need a finer, more expressive, and dedicated formal framework
 - Benveniste's **tagged systems** look good
 - Components and events
 - Implementation includes structural refinement, distribution, complex synchronization mechanisms, etc.
- Currently: Take the current SynDEx version and model it

Outline

- SynDEx presentation
- Theoretical bases
 - The tagged systems of Benveniste et al.
 - Tagged system transformations
- Modelling of SynDEx
- Conclusion

AAA/SynDEx methodology (today!)

- Dataflow
 - Dataflow specification (synchronous)
 - Implementations of basic blocks/functions
- Architecture
 - Architecture specification
 - HW, drivers and libraries
- Timing information
 - WCETs of basic block implementations



R-T Implementation

- Kahn-like implementation
 - Untimed
 - Distributed
 - I/O deterministic
 - Sequential processes
- WCET of a reaction

Current online version:
Static periodic offline scheduling


SynDEX flow

Phase 1: Real-Time Scheduling

Dataflow specification

Architecture spec

Timing information




Scheduled dataflow (timed)

WCET for one sync reaction

Phase 2: Synchronization Synthesis

Scheduled dataflow

Architecture spec




Implementation model (untimed)

Phase 3: Code generation

Implementation model

Architecture (HW and libraries)

User-supplied (dataflow) routines



Implementation
(untimed)

Dataflow specification

- Graphical/textual synchronous formalism
- Similar to Lustre
 - Hierarchic dataflow. Each operator reads/writes all inputs/outputs at each reaction
 - Differences:
 - No « when », nor « current », but « conditioning »
 - Multiway tests on integers. No bounds check, no « default » branch
 - Only one branch is evaluated in a test/conditioning (primitive hierarchical control flow)
 - Tests create **activation conditions** (simple sub-clocks)

Example

Architecture specification

- High-level description
 - Operators = Computing units (processors, ASICs, etc.)
 - Communicators (3 types)
 - Arcs between compatible operators and communicators
- **Determinism through sequentiality**
 - Operators are sequential
 - Operations on communicators are fully ordered using provided deterministic token passing mechanisms
 - Complex when combined with conditional execution
- Untimed

Communicators

- Two main types (quite different)
 - RAM
 - Data passing primitives: Write, Read
 - SAM: memory-less message passing (rendez-vous)
 - Data passing primitives: Send, Receive
 - Two sub-types: Unicast and Broadcast
 - Unicast makes one Send per destination
 - For Broadcast, all operators must read each data
- Communicators are not directed
 - Everybody can send or receive (difficult under conditional exec)
- Deterministic control (token) passing primitives:
 - In SAMs, control goes to the next sender
 - In RAMs, control goes to the operator that reads or writes next

Operators

- Programmable HW units
- Complex structure
 - Sequential, fully programmable functional units
 - 1 computing unit. Executes user-defined (dataflow) operations.
 - 1 communication unit per interfaced communicator. Executes data sending and receiving primitives.
 - All functional units support conditional execution
 - Implicit internal RAM memory
 - Variable-addressed
 - Each variable behaves like a RAM communicator (operations fully ordered using deterministic token passing)
- No time-triggered behavior!

Timing information

- Computations
 - The WCET of each basic dataflow block on each compatible operator.
- Communications
 - The WCET of each communication operation (send/receive, read, write) for each data type supported by each communicator
 - The access to internal operator memory takes 0 time
- Synchronization
 - Token passing delays are abstracted as 0

Other inputs, for actual implementation

- Implementation of basic dataflow functions
 - User-provided
 - Time-independent
- HW, drivers and libraries
 - Implementing the abstract architecture

The implementation

- Must ensure that « send/receive » and « write/read » protocols match
- Solution:
 - Schedule everything globally, then project it on components
 - Global order must be sequential on components
- Untimed:
 - Functionally deterministic, regardless of input arrival dates (delay-insensitive on the interface)

Semantics and correctness

- Graphs (for causality/order), tags for R-T dates, distribution
 - Typical representation used for R-T scheduling
- Graph transformations
 - Per-transformation correctness criteria (no global one)

The future

- Dataflow specification extensions
 - aperiodic events
 - multi-periodic specifications
- Architecture and implementation
 - Better definition of current assumptions
 - Timed architectures and implementations, multi-periods
 - Less constrained implementations (complete ordering of communications not always necessary, synchronization optimization)
 - Less complex operators
 - Pre-computed preemption
- Maybe a better formal model, allowing global correctness reasoning

Tagged systems

- Basic Benveniste et al. theory
- Behavior transformations

Some notations

- \mathbb{N} = set of non-negative integers
- $\bar{\mathbb{N}} = \mathbb{N} \cup \{\infty\}$
- $\text{Words}(D) = D^* \cup D^\omega$
 - $\text{Len}(w): \text{Words}(D) \rightarrow \bar{\mathbb{N}}$
 - Indexing for $w \in \text{Words}(D)$
 - $w[n] \in D$ for all $0 \leq n < \text{Length}(w)$
 - Projection operators on $\text{Words}(A \times B)$:
 - $\Pi_A: \text{Words}(A \times B) \rightarrow \text{Words}(A)$, $\Pi_B: \text{Words}(A \times B) \rightarrow \text{Words}(B)$

Behaviors and events

- Behavior/trace over variables V and data domain D
 $\sigma: V \rightarrow \text{Words}(D)$
- $\text{Beh}(V, D)$ = set of behaviors over V and D
- System: $\Sigma \subseteq \text{Beh}(V, D)$
- $\text{Events}(\sigma) = \{(x, n) \mid 0 \leq n \leq \text{Length}(\sigma(x))\}$

Tagged behavior

- Tag structure
 - Non-void poset (T, \leq)
 - Tag structure morphism $\rho : (T_1, \leq_1) \rightarrow (T_2, \leq_2)$
 - Increasing function: $\tau_1 \leq_1 \tau_2 \Rightarrow \rho(\tau_1) \leq_2 \rho(\tau_2)$
 - Composing morphisms gives a morphism
- Tagged behavior over V and (T, \leq)
 - $\sigma \sqsubseteq \text{Beh}(V, D \times T)$ with $\sigma(x)$ increasing for all x
 - $\text{Beh}^T(V, D) = \text{set of all such behaviors}$
- Tagged system: $\Sigma \subseteq \text{Beh}^T(V, D)$

Tagged behavior (2)

- « Pure » tagged behaviors
 - Data values are not meaningful
 - Notations: $\text{Beh}(V)$ $\text{Beh}^T(V)$
- Notations: Let $\sigma \in \text{Beh}^T(V, D)$ and $e \in \text{Events}(\sigma)$
 - $\text{Tag}(e)$ = the tag associated with event e
 - $\text{Value}(e)$ = the data value associated with e , if any

Sample tag structures

- Product tag structure
 - $(T, \leq_T) \times (U, \leq_U) = (T \times U, \leq)$, where
 $(t_1, u_1) \leq (t_2, u_2)$ iff $t_1 \leq u_1$ and $t_2 \leq u_2$
- Vector tags $T(R)$, where R is a set of resources (e.g. variables)
 - Particular case of product tag systems
 - $T(R) = \mathbb{N}^R$ with the product order
- Lexicographic product of tags
 - $(T, \leq_T) \square (U, \leq_U) = (T \times U, \leq_l)$, where
 $(t_1, u_1) \leq_l (t_2, u_2)$ iff $t_1 < u_1$ or $(t_1 = u_1$ and $t_2 \leq u_2)$

Vector tags

- Allows the representation of any causality pattern between the events of $\sigma \sqsubseteq \text{Beh}(R, D)$
 - Natural choice for causality study: $\text{Beh}^{T(R)}(R)$
- Special cases (notations):
 - $T(\{\text{CLK}\})$ = synchronous « clock »
 - $T(\{\text{RT}\})$ = discretized RT clock

Sample tag structure morphisms


- Projections, in product tag systems
 - $\Pi_T: (T \times U, \leq) \rightarrow (T, \leq_T)$, $\Pi_U: (T \times U, \leq) \rightarrow (U, \leq_U)$,
- Projections in vector tags
 - $\Pi_S: T(R) \rightarrow T(S)$, for some $S \subseteq R$

A simple SynDEX dataflow spec

- Two operations
- One data comm
- Tag structure: $T(\{P, PQ, Q\})$
- Tagged behavior (unique)



$\sigma_1 \sqsubseteq \text{Beh}^{T(\{P, PQ, Q\})}(\{P, PQ, Q\})$
 – nodes = events; arcs = order generators




- Same as the Cucu/Sorel model: infinite pattern repetition

Synchronous dataflow semantics

- Tag structure = lexicographic product:

$$T_{\text{Sync}} = T(\{\text{CLK}\}) \square T(\{P, PQ, Q\})$$

- $\sigma_2 \square \text{Beh}^{T_{\text{Sync}}}(\{P, PQ, Q\})$



- Same as the Cucu/Sorel model: infinite pattern repetition

Behavior transformations

- Transformation of σ_1 in σ_2
 - Binary relation $\alpha \subseteq \text{Events}(\sigma_1) \times \text{Events}(\sigma_2)$
 - Notation: $\sigma_1 \sqsubseteq^\alpha \sigma_2 \quad e_1 \sqsubseteq^\alpha e_2$
 - Transformation composition: $\sigma_2 \sqsubseteq^\beta \sigma_3 \Rightarrow \sigma_1 \sqsubseteq^{\beta \circ \alpha} \sigma_3$ $\sigma_1 \sqsubseteq^\alpha$
- Correct transformation = order-preserving

| |
|--|
| $\left. \begin{array}{l} e_1 \sqsubseteq^\alpha e'_1, e_2 \sqsubseteq^\alpha e'_2 \\ \text{Tag}(e_1) \leq_1 \text{Tag}(e_2) \end{array} \right\} \Rightarrow \text{Tag}(e'_1) \leq_2 \text{Tag}(e'_2)$ |
|--|


 - Composition preserves correctness

Behavior transformations

- Time transformations
 - Time refinement – reverse tag morphism
 - Time abstraction – direct tag morphism
- The identity relation $\text{Events}(\sigma_1) \sqsubseteq \text{Events}(\sigma_2)$ is correct
 - No tag morphism, though ☹️

Reduction to a single repetition

- Timing analysis done on one instant only. Then repeat the pattern on the synchronous clock
 - Tag machines could represent this repetition, but they are currently not well-defined



Architecture representation



- Tagged system representation:
 - Variable set: $\{A, B, C, SAM1, SAM2\}$
 - Causal tagged system
 - $\Sigma_{Archi} \subseteq Beh^T(\{A, B, C, SAM1, SAM2\})(\{A, B, C, SAM1, SAM2\})$
 - All behaviors where direct causalities exist only between adjacent architecture elements
 - We assume all these behaviors are implementable in practice
- Find a correct transformation σ_2 into $\sigma \sqsubseteq \Sigma$

Distribution and Scheduling

- Allocation
 - Assign to each operation variable a processor variable
 - Assign to each communication variable a route (sequence of architecture variables)
 - Refine the behavior (the comm events) to take this into account
- RT scheduling
 - Assign dates to all events in the refined behavior
 - The event ordering by RT tags must:
 - Be total among the events assigned to each architecture variable (moreover, it must respect given WCETs)
 - Be stronger than the synchronous causal order
- Change the variable set to the implementation one

Allocation


- $P \sqsubseteq A, Q \sqsubseteq C, PQ \sqsubseteq (SAM1, B, SAM2)$
 $\sigma_3 \sqsubseteq Beh^T(\{CLK\}) \sqsubseteq T(\{P, PQ1, PQ2, PQ3, Q\})(\{P, PQ1, PQ2, PQ3, Q\})$

Refinement of PQ:

PQ1 \sqsubseteq SAM1

PQ2 \sqsubseteq B

PQ3 \sqsubseteq SAM2



RT Scheduling


- $\sigma_4 \sqsubseteq \text{Beh}^T(\{\text{RT}\})(\{P, \text{PQ1}, \text{PQ2}, \text{PQ3}, Q\})$
 - RT = real-time clock (integer dates)

Refinement of PQ:

PQ1 \sqsubseteq SAM1

PQ2 \sqsubseteq B


PQ3 \sqsubseteq SAM2



Move to implementation variables


- Place events on implem variables

$\sigma_3 \sqsubseteq \text{Beh}^{\text{RT}} (\{A, B, C, \text{SAM1}, \text{SAM2}\})$



Untimed implementation


- Preserve only:
 - Order among events of one variable
 - Event ordering from the specification



- Order between communication events along a path

Untimed implementation

- Formally:



- The least partial event ordering of $\text{Beh}^T(\{A, B, C, SAM1, SAM2\}) (\{A, B, C, SAM1, SAM2\})$ that makes all transformations correct

Conclusion

- Ongoing modelling work
- Some things are missing: tag machines
- Few time transformations
- Future:
 - Use the approach to model architecture model refinement
 - Have the events correspond to actual calls of implementation functions (send/receive, token passing, dataflow block computations)