Wrappers for Mapping Synchronous Systems to GALS Architectures

Benoît Caillaud

IRISA / INRIA, Rennes, France

Dumitru Potop-Butucaru

VERIMAG, Grenoble, France

Benoit.Caillaud@irisa.fr

http://www.irisa.fr/prive/Benoit.Caillaud/date2005.pdf

Synchrony in hardware

Output Input Clock

"We might say that the clock enables us to introduce а discreteness into time, so that time for some purposes can be regarded as a succession of instants instead of a continuous flow. A digital machine must essentially deal with discrete objects, ... All other computing machines except for human and other brains that I know of do the same. One can think up ways of avoiding it, but they are very awkward." A. Turing

State of the art hardware circuit can not be synchronous

Asynchronous hardware circuits: Cortadella et al. Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, 2001.
GALS : Globally asynchronous, Locally Synchronous circuits.
Latency insensitive circuits: Carloni et al. A Methodology for Correct-by-Construction Latency-Insensitive Design. ICCAD'99.



16 clock cyles

"For a 60 nanometer process a signal can reach only 5% of the die's length in a clock cycle"[D. Matzke,1997]

What about embedded software ?



Synchrony vs. Asynchrony

 Synchrony = ease of modeling, reasoning and verification.



• Asynchrony = efficiency, scalability. Verification is difficult



Globaly Asynchronous, Localy Synchronous

GALS Architectures = trade-off btw Synchrony / Asynchrony



Wrappers in GALS Architectures



Wrapper = Scheduler + Handshake protocol

Modeling Synchrony

- \mathcal{V} : variables, \mathcal{D} : values
- Reaction $r: \mathcal{V} \rightarrow \mathcal{D} \cup \{\bot, *\},$ Behaviour

Traces = $\mathbb{N} \rightarrow \mathcal{V} \rightarrow \mathcal{D} \cup \{\perp, *\}$



_Absence

Strong Synchronization.

Synchronization = *partial lub*

9



 r_1 and r_2 are synchronizable

Weak Synchronization.



_ ≪ d∈Ɗ *

 r_1 and r_2 are *non-contradictory*

10

Modeling Asynchrony

Asynchronous behaviour

Histories =
$$\mathcal{V} \rightarrow \mathcal{D}^{\infty} \cup \{*\}$$

Desynchronization

$$\begin{split} \delta &: \operatorname{Traces}(\mathsf{U}) \to \operatorname{Histories}(\mathsf{U}) \\ \forall \mathsf{v} \in \mathsf{U} \ , \ \delta(\mathsf{r}.\mathsf{t})(\mathsf{v}) = \\ & \delta(\mathsf{r}(\mathsf{v})).\delta(\mathsf{t})(\mathsf{v}) \\ \forall \mathsf{v} \notin \mathsf{U} \ , \ \delta(\mathsf{t})(\mathsf{v}) = * \\ \delta(\bot) = \epsilon, \ \delta(\mathsf{x}) = \mathsf{x} \end{split}$$



Asynchronous composition.

 $h_1, h_2 \in \text{Histories}, h_1 \subseteq h_2 \text{ iff } \forall u \in \mathcal{V}, h_1(u) \neq^* \Rightarrow h_1(u) = h_2(u)$



Synchronous Transition Systems





Product of STS



Two desynchronization problems

- 1. Asynchronous determinacy of a finite STS
- Given a finite STS Σ , decide whether:
 - $\forall t, t' \in \text{Traces}(\Sigma), \\ \delta(t) = \delta(t') \Rightarrow t = t', \text{ up to stuttering}$ (1)

2. Synchronous/asynchronous equivalence of two finite STS

Given two finite STS Σ_1 , Σ_2 , decide whether:

 $Histories(\Sigma_1 \times \Sigma_2) = Histories(\Sigma_1) \| Histories(\Sigma_2)$ (2)

What do these problems mean in practice ?

- 1. Asynchronous determinacy
- Is there a unique way to construct reactions ?



- 2. Synchronous/Asynchronous equivalence
- Correctness of the mapping synchronous to GALS



Both problems are undecidable

Histories(Σ) = rational relation.

Contraction of the intersection of two rational relations is undecidable.

Look for decidable sufficient conditions of properties (1) and (2)

The clock inference game

Benveniste et al. Compositionality in dataflow synchronous languages: specification & distributed code generation. Information and Computation, 163:125-171, 2000.

Two players: environment + system

Given a STS Σ and a state s. Let R_s be the set of non-silent reactions enabled in s.

```
Position: reaction r, initially r(v) = * for all v
```

Moves:

System: select a variable v s.t. r(v) = * and a guess $g \in \{\top, \bot\}$

Environment: assign a value $d \in \mathcal{D} \cup \{\bot\}$ to v in r: r := r[d/v], such that $r \leq r'$ for some $r' \in R_s$

Winning conditions:

Environment: The environment contradicts the system: $g=\top$ and $d=\bot$, or $g=\bot$ and $d\in D$ System: $r\in R_s$ and the system has not been contradicted



Def 1: STS Σ is endochronous iff for each reachable state s, the system has a winning strategy to the clock inference game.

- Lemma 1: Endochrony is decidable in polynomial time on finite STS.
- Theorem 1: Endochrony and determinism \Rightarrow property (1) holds.

Application: SIGNAL compiler

http://www.irisa.fr/espresso/polychrony Problem: Endochrony is not compositional

Isochrony

Def 2: Σ_1 and Σ_2 are isochronous iff for all (s_1, s_2) reachable state of $\Sigma_1 \times \Sigma_2$, for all r_1 enabled in s_1 and r_2 enabled in s_2 , r_1 and r_2 non-contradictory and non-silent \Rightarrow r_1 and r_2 non-contradictory and non-silent

Lemma 2: Isochrony can be checked in polynomial time on pairs of finite STS

Theorem 2: Σ_1 and Σ_2 are isochronous \Rightarrow property (2) holds

Problem: Isochrony is not compositional

Introducing concurrency...

Potop et al. Concurrency in Synchronous Systems, ACSD 2004.



Non-endochronous STS, however...



Three traces with equal histories, reaching the same state in the STS

Weak-endochrony



Properties of weak-endochronous STS

Lemma 3: weak-endochrony is compositional and can be checked in polynomial time on finite STS.

Lemma 4: endochrony ⇒ weak-endochrony, provided states are encoded in interface variables.

Def: Atoms(s) = set of minimal non-silent reactions
 enabled in s.

Lemma 5: Σ a weak-endochronous STS, Traces(Σ) is closed under commutation and union of disjoint adjacent reactions:



Synthesis of weak-endochrony, while preserving concurrent steps Non Interface w-endochronous variables **STS Auxiliary variables** Wrapper STS R,D=E=1 R,D=E=1 R R R,D=E=1 B,**D=0** A,E=0 В A,B, A,B D=F=0 A,E=0 B Α B.**D=0**

Synthesis of weak-endochrony through decomposition into sequential components



Weak-Isochrony

Def: head_{Σ}(s) = head $\circ\delta$ (Traces_{Σ}(s))

Def [weak-isochrony]: Σ_1, Σ_2 are weak-isochronous iff for all (s_1, s_2) reachable state of $\Sigma_1 \times \Sigma_2$, for all noncontradictory $r_1 \in head_{\Sigma_1}(s_1), r_2 \in head_{\Sigma_2}(s_2)$, there exists r'_1 enabled in s_1 and r'_2 enabled in s_2 such that: (i) $r'_1 \ll r_1$ (ii) r'_1 and r'_2 synchronizable (iii) $r'_1 \vee r'_2$ is non-silent

Lemma 5: weak-isochrony is decidable on fintie STS

Combining weak-endochrony and weak-isochrony

Theorem 1: Σ_1, Σ_2 weak-endochronous and weakisochronous \Rightarrow Property (2) is satisfied

Open problem: synthesis of weak-isochrony





