

Towards a System Modelling Infrastructure

ARTIST2

Jan Madsen

Informatics and Mathematical Modelling
Technical University of Denmark
Richard Petersens Plads, Building 321
DK2800 Lyngby, Denmark





Execution Platform Cluster

ARTIST2

University of Linköping

Technical University of Denmark

Technical University of Braunschweig

Technical University of Eindhoven

Swiss Federal Institute of Technology

University of Bologna



- Objectives
 - Integrate ongoing research efforts on infrastructure modelling
 - Replacing prototyping of hardware
 - Reducing the cost and time required for designing embedded systems
 - Tackling the growing *complexity* of embedded systems
- Baseline
 - A key research and research integration enabler is a *scalable* and *realistic* modelling platform which is abstract enough to provide complete system representations and some form of functional models even for billion-transistor future systems, while at the same time providing the needed flexibility for modelling a number of different *embodiments* (e.g. multi-processors, homogeneous and heterogeneous, reconfigurable, etc.).
- Approach
 - Develop a system of formal models
 - Describing their dependencies
 - Develop associated tools (e.g. simulation, worst case analysis)



- System-level modeling framework
 - Bridging,
 - Application
 - RTOS
 - Execution platform
 - Supporting
 - System-level analysis
 - Early design space exploration
- Cross-layer optimization*

- Systems?
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- Examples



- **Systems?**
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- Examples

❖ Systems?


ARTIST2




- Point-to-point wiring
- Modern high-end vehicles
~ 100 microcontrollers!
- ⇒ 5 km of wires (50 kg)




- Broadcast communication channels
- *Clustered networks*
- Several functions mapped onto a single node in order to decrease number of nodes in system
- Single function mapped onto several nodes
- Challenge for *safety-critical* systems



- High performance systems
- Interconnections are the major source of *delay* and *power* consumption in nanometer technologies
- Packet switching communication networks ("internet on a chip")
- *Network-on-Chip*
- *Interconnect-centric* design methodologies







- Sensing, processing and communicating
- Mixture of technologies (MEMS, RF, digital, CPU, OS, ...)
- Broadcast communication channels (range linked with power)
- Clustered networks
- *Low power* and *reliability* are key issues

- Systems?
- **System modelling**
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- Examples

- Heterogeneous multiprocessor systems
- Interconnect-centric
- Low-power
- Hierarchical
- Clustered






- Consequences of different **mappings of tasks** to processors – software or hardware
- Effects of different **RTOS selections** – scheduling, synchronization and resource allocation policies
- Effects of different **Network** topologies and communication protocols.
- Approaches:
 - Formal analysis
 - Simulation based analysis


- Systems?
- System modelling
 - **Formal models**
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- Examples

- SymTA/S (TU Braunschweig)
- Real-Time Calculus (ETH Zurich)
- Holistic schedulability analysis (TU Linköping)
- Worst case performance analysis

❖ Multiple Scheduling Strategies ARTIST2




Courtesy: Razvan Racu, TU Braunschweig



- Tasks are coupled by data flows (tasks inter-communication)
- Interpreted as **activating events** (event models)
- Composition by means of **event stream propagation**
 - determine the output streams
 - propagate to the next component

Courtesy: Razvan Racu, TU Braunschweig


SymTA/S



Courtesy: Razvan Racu, TU Braunschweig

- Systems?
- System modelling
 - Formal models
 - **Simulation models**
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- Examples


- MPARM (TU Bologna)
- ARTS (TU Denmark)
- Average case performance analysis



- Systems?
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - **MPARM**
 - ARTS
 - MPARM/ARTS Integration
- Examples



- MPARM from University of Bologna



- Cycle-accurate environment with pluggable CPUs and interconnects
- Based on SystemC




- Cores
 - Existing IP devices: memories, interrupts, semaphores, FFT engines
 - Memory hierarchy exploration tools: scratchpad memories, cache coherency devices, DMA engines
 - Variable frequency support
 - Power models for cores and memories
- Interconnect
 - AMBA, STBus, Xpipe, ...
 - OCP based
- Software/OS
 - Port of the RTEMS OS, with support for multiprocessing
 - Supports the standard GNU ARM cross-compiler toolchain
 - Libraries for message passing
- Benchmarks
 - DES, FFT, JPEG, H.263, MPEG, ...




Cycle-true SoC exploration


ARTIST2



- Systems?
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - **ARTS**
 - MPARM/ARTS Integration
- Examples


- ARTS from TU Denmark
- Transaction-Level model
- Based on SystemC





❖ ARTS System-on-Chip model


ARTIST2






ARTS Multiprocessor model

ARTIST2



- Systems?
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - **MPARM/ARTS Integration**
- Examples

- Based on SystemC
- Separating cores and interconnects through OCP



- Systems?
- System modelling
 - Formal models
 - Simulation models
- Simulation model
 - MPARM
 - ARTS
 - MPARM/ARTS Integration
- **Examples**

MANGO


Message-passing


Asynchronous

NoC providing


Guaranteed services through

OCP interfaces






- Comparison of protocols
 - FlexRay more pessimistic for worst case analysis?
 - Average throughput - quality of service?
- Fault tolerance
 - Simulate with fault injection





Towards a System Modelling Infrastructure

ARTIST2





University of Linköping

Technical University of Denmark

Technical University of Braunschweig

Technical University of Eindhoven

Swiss Federal Institute of Technology

University of Bologna

Thank you