

Correct-by-construction asynchronous implementation of modular synchronous specifications

Benoît Caillaud - IRISA, Rennes, France

Dumitru Potop - INRIA, Rocquencourt, France

Outline


- Motivation: Asynchronous implementation of synchronous specifications
 - GALS architectures
 - Desired efficient implementation
- Formal model
 - Correctness
- Correctness criteria
 - Microstep weak endochrony
 - Microstep weak isochrony
- Conclusion

Synchrony, asynchrony, GALS

- Synchronous specification
 - Global clock \Rightarrow ease of specification & verification
 - Popular, efficient tools for system design (digital circuits, safety-critical systems)
- Distributed implementation
 - Distributed software, complex digital circuits (SoC/NoC), heterogeneous systems
 - Loosely-connected components (asynchronous FIFOs...)
- GALS architectures = good implementation model
 - Synchronous components, asynchronous communication
 - Problem: preserve semantic consistency between synchronous specification and GALS implementation

What we want

1. Take a modular synchronous specification



What we want

1. Take a modular synchronous specification


2. Replace comm. with asynchronous FIFOs, wrappers

3. Preserve:

- Functionality
- Correctness
 - No “extra” traces
 - No deadlocks

(Kahn processes)

- Parallelism



Previous work

- Latency-insensitive systems
 - Carloni & Sangiovanni-Vincentelli (1999)
 - Goal: independence from communication delays
 - Global synchrony: system speed = slowest component speed
- Endo/isochronous systems
 - Benveniste, Caillaud, Le Guernic (1999)
 - Version: Generalized latency-insensitive circuits (Singh, Theobald, 2003)
 - Goals:
 - minimize communication
 - maximize concurrency, independence between system components
 - Not compositional!

Previous work

- Weakly endo/isochronous systems
 - Potop, Caillaud, Benveniste (2004)
 - Goals:
 - further minimize communication by exploiting intra-component concurrency
 - **Compositionality !**
 - Synchronous Mazurkiewicz traces
 - Does not handle causality and communication deadlocks
- This work: microstep weakly endo/iso systems
 - Goal: take into account causality and composition through read/write mechanisms

Our approach


- Define a model and criteria ensuring that:
 - Creating delay-insensitive wrappers that preserve the semantics is possible without adding new signals
 - Connecting through FIFOs the resulting components produces a semantics-preserving, deadlock-free GALS implementation
- Make given components satisfy the criteria:
 - Possible solutions
 - Encode (part of) the “absent” events (Carloni et al.)
 - Add new signals
 - Decide that none is necessary due to environment constraints
- Efficient sw/hw implementation
 - Sync./async. synthesis techniques, GALS-specific communication schemes, etc.

The model: basic definitions

- The basics: (incomplete) automata

$$\Sigma = (S, s_0, V, \rightarrow), \quad \rightarrow \subset S \times L(V) \times S, \quad L(V) = \prod_{V \in V} (D_V \cup \perp)$$

- Composition by synchronized product:



- Renaming operator: $\Sigma_1[D/C]:$

- Labels

$$A=1 \ B=\perp \ C=3 \equiv A=1 \ C=3$$

$$A=1 \ C=3 \leq A=1 \ B=7 \ C=3$$

$$A=1 \ C=3 - A=1 = C=3$$

$$A=1 \ C=3 ; B=2 ; ;$$


$$A=1 \ C=3 ; B=2 ; ; \preceq A=1 \ C=3 ; B=2 ; ; A=2 ;$$

- Finite runs:


The model: basic definitions

- Generalized concurrent transition systems(GCTS)

– Void transitions: 


– Down closure: 

- Example:



The model: I/O transition systems


- **Point-to-point communication:**
 - Broad/Multicast can be simulated...
 - Communication channels: $c = (!c, ?c)$ $D_{!c} = D_{?c} = D_c$
 - Dissociate emission from reception!
- **Clocks:** $\tau \tau_1 \dots$ of domain $D_{\text{clk}} = \{T\}$
- **I/O transition system:**
 - GCTS where all variables are channels or clocks
 - Example:





The model: synchronous systems

- **Synchronous system:** $\Sigma = (S, s_0, V, \tau, \rightarrow)$


I/O transition system, one clock, and satisfying:

1. Clock transitions:  $\Bigg| \Rightarrow r \text{ equals } \perp \text{ over } V$


3. Stuttering invariance:



5. Single assignment:




- **Example:**



The model : composition


- Synchronous 1-place register:



- Synchronous composition (on clock τ) :

$$\Sigma_1 | \Sigma_2 = \Sigma_1[\tau_1/\tau] \times \Sigma_2[\tau_2/\tau] \times \text{SFIFO}(c_1, \tau) \times \dots \times \text{SFIFO}(c_n, \tau)$$



- Asynchronous FIFO:









- Asynchronous composition:

$$\Sigma_1 || \Sigma_2 = \Sigma_1 \times \Sigma_2 \times \text{AFIFO}(c_1) \times \dots \times \text{AFIFO}(c_n)$$





The model : composition



Example



Example



Correctness

- Some notations:

$!A=1 ; \tau_1 ; ?A=1 ; \tau_2 ; !C=3 ; \sim !A=1 ?A=1 ; \tau_1 \tau_2 ; !C=3 ; \tau_2 ;$

$!A=1 ; \tau_1 ; \tau_2 ; !C=3 ; \leq !A=1 ?A=1 ; \tau_1 \tau_2 ; !C=3 ; \tau_2 ;$

- Formal correctness criterion

$\Sigma_1 || \dots || \Sigma_n$ is correct w.r.t. $\Sigma_1 | \dots | \Sigma_n$ if

for all $s \in \text{RSS}(\Sigma_1 | \dots | \Sigma_n)$ and all $\phi \in \text{Traces}_{\Sigma_1 || \dots || \Sigma_n}(s)$




there exist $\alpha \in \text{Traces}_{\Sigma_1 || \dots || \Sigma_n}(s)$ and $\beta \in \text{Traces}_{\Sigma_1 | \dots | \Sigma_n}(s)$

such that $\phi \leq \alpha$ and $\alpha \sim \beta$

- Intuition: every trace of $\Sigma_1 || \dots || \Sigma_n$ can be completed to one that is equivalent to a synchronous trace

Microstep weak endochrony

- Compositional delay-insensitivity criterion (signal absence information is not needed)
- Axioms (part 1):
 - A1: Determinism
 - A2: In every state, non-clock transitions sharing no common variable are independent




Microstep weak endochrony

- Axioms (continued):


A1: **Determinism**

A2: **In every state, non-clock transitions sharing no common variable are independent**


A3: **Non-contradictory reactions can be united**




A4: **Conflict does not change with time**





Example



Example



Example



Weak non-blocking property

- Weak non-blocking

$\Sigma_1, \dots, \Sigma_n$ are weakly non-blocking iff

for all $s \in \text{RSS}(\Sigma_1 | \dots | \Sigma_n)$ and all $\phi \in \text{Traces}_{\Sigma_1 | \dots | \Sigma_n}(s)$

maximal and containing no clock transition, there exists

$\alpha \in \text{Traces}_{\Sigma_1 | \dots | \Sigma_n}(s)$ non-void such that



$\alpha \preceq \phi$ and $\alpha; \tau \in \text{Traces}_{\Sigma_1 | \dots | \Sigma_n}(s)$

- Semantics preservation criterion



If $\Sigma_1, \dots, \Sigma_n$ are weak non-blocking and weak

endochronous, then $\Sigma_1 || \dots || \Sigma_n$ is correct w.r.t. $\Sigma_1 | \dots | \Sigma_n$

Example



Example



Conclusion

- Decidable criteria for GALS implementation of synchronous specifications
 - Covers causality and read/write communication
 - Compositionality, concurrency
- Future: Synthesis
 - Make synchronous automata weakly endo/isochronous. Optimality issues.
 - Heuristics for actual synchronous languages and specifications. Scaling issues (large specifications).
 - GALS circuits using asynchronous logic
 - Deal with mode changing latency
- What about timed models ?