



IST-004527 ARTIST2  
Network of Excellence  
on Embedded Systems Design

Cluster Progress Report for Year 3

Cluster:  
**Compilers and Timing Analysis**

Cluster Leader:

**Prof. Dr. Reinhard Wilhelm (Saarland University)**

<http://rw4.cs.uni-sb.de/users/wilhelm/wilhelm.html>

**Prof. Dr. Rainer Leupers**

**RWTH Aachen**

*Policy Objective (abstract)*

*Compilation tools and their associated technologies play a fundamental role for the implementation of a system on a given target platform. For embedded systems, we need tools capable of combining platform independent software and a description of the target platform, to generate an executable code having the desired properties related to use of such resources as memory, power, energy, network bandwidth, and computation time. The main objective of the compilers cluster is to strengthen the European research community in the area of compilers for embedded processors by two major activities that utilize the excellence areas of the cluster*

---

*partners: (1) a common compiler platform and (2) joint research in selected areas of architecture aware compilation and code optimization. We also need tools to verify that the executable code has these properties, including tools to estimate the execution times of embedded software on a given platform. Further, coupling timing analysis tools with compilation tools enables resource-aware compilation.*

## Table of Contents

1. Overview .....	4
1.1 High-Level Objectives .....	5
1.2 Industrial Sectors .....	6
1.3 Main Research Trends.....	7
2. State of the Integration in Europe .....	9
2.1 Brief State of the Art.....	10
2.2 Main Aims for Integration and Building Excellence through Artist2.....	12
2.3 Other Research Teams.....	13
2.4 Interaction of the Cluster with Other Communities .....	13
3. Overall Assessment and Vision for the Cluster .....	17
3.1 Assessment .....	17
3.2 Vision and Long Term Goals.....	17
3.3 Plans for Year 4 .....	18
4. Cluster Participants .....	20
4.1 Core Partners .....	20
4.2 Affiliated Industrial Partners .....	29
4.3 Affiliated Academic Partners .....	30
5. Internal Reviewers for this Deliverable .....	36

## 1. Overview

This cluster is somewhat artificially composed of the two areas Compilation and Timing Analysis. The reasons for this combination were bureaucratic in nature, i.e. restriction on the number of clusters in the proposal. There are some overlaps in the research areas. The emphasis in the activities is on the two platforms and on one attempt to combine both areas. The contributions in this cluster document are therefore either split into a **Timing-Analysis** and a **Compilation** part or given in the reports about these activities.

**Timing-Analysis:** Run-time guarantees play an important role in the area of embedded systems and especially hard real-time systems. These systems are typically subject to stringent timing constraints which often result from the interaction with the surrounding physical environment. It is essential that the computations are completed within their associated time bounds; otherwise severe damages may result. Therefore, a schedulability analysis has to be performed which guarantees that all timing constraints will be met (also called timing validation). All existing techniques for schedulability analysis require the worst case execution time (WCET) of each task in the system to be known before the task is executed. Since in general, the problem of computing WCETs is not decidable, estimations of the WCET have to be calculated. These estimations have to be safe, i.e., they may never underestimate the real execution time. Furthermore, they should be tight, i.e., the overestimation should be as small as possible.

In modern microprocessor architectures caches and pipelines are key features for improving performance. Unfortunately, they make the analysis of the execution behaviour of instructions very difficult since this behaviour now depends on the execution history. Therefore, the classical approaches to worst case execution time prediction are not directly applicable or lead to results exceeding the real execution time by orders of magnitude. This may influence the degree of success of timing validations or may lead to a waste of hardware resources and more expensive hardware. For products which are manufactured in high quantity, e.g., in the automobile or telecommunications markets this possibly results in high expenses.

*Compilation: "Provision of advice and extensions to CoSy in its role as a platform technology for the cluster. Over the next year we expect more researchers will be using CoSy and see ACE providing workshops, lectures, fielding more requests for platform extensions and having more interaction within the cluster by way of whiteboard design discussions and assistance with the preparation of academic papers. [...] Due to the central role of ACE in the cluster, it has been decided to include ACE as a full ARTIST2 partner after project year 1. Simultaneously, the cluster members will be open to further affiliate members with complementary areas of excellence related to the compiler platform activity."*

ACE has been successfully integrated as a core member into the compilers cluster. The CoSy platform is being adopted or used by most cluster partners for R&D and/or teaching activities. One new affiliated partner (Prof. Sabine Glesner from TU Berlin) has joined the cluster to perform platform-based work on a complementary research topic (compiler verification). ACE provides extensive support for the partners using CoSy, e.g. a CoSy Users Group meeting will take place in Oct 2006. Further groups inside (e.g. U Bologna) and outside (e.g. TU Karlsruhe, U Edinburgh, TU Dresden) ARTIST2 have adopted the proposed compiler platform. Links to other communities (e.g. compiler researchers in the HiPEAC NoE) have been strengthened.

*"One key objective for the forthcoming ARTIST2 period [in the architecture aware compilation activity] is the continuation of the successful mini-cluster level cooperations. Furthermore, a tighter integration between the architecture aware compilation and compiler platform activities is envisioned [...]. Moreover, different activities outside of the compilers cluster will be pursued, e.g. inter-cluster cooperation, dissemination, as well as university-industry cooperations originating from ARTIST2 results."*

The cooperation has successfully continued at the mini-cluster level, accompanied by global cluster meetings. Most activities in the architecture aware compilation activity now build on the proposed compiler platform. Inter-cluster cooperation has been intensified (e.g. between Bologna and Aachen), as well as university-industry cooperations (e.g. ACE-Aachen). See technical descriptions of the two major cluster activities (compilers platform and architecture aware compilation) for further details.

TU Vienna's objective was to establish the necessary infrastructure for specifying program analyses with AbsInt's Program Analysis Generator (PAG) for C++, implement an alias analysis, and generate an external format of the computed aliasing information. This goal has been achieved by integrating PAG into the C++ infrastructure ROSE as component of the compiler platform. In year two all C++ language features (additional to those present in C) have been addressed, only excluding exceptions. By using PAG a shape analysis for C++ has been specified. As external text format the input format to AiSee was chosen which permits visualizing the computed aliasing information. The goal is to build a tool for whole-program analysis, based on this infrastructure. An initial prototype, WHOPA, has been implemented that permits performing high-level analysis of generic C++ applications and evaluating the impact of optimizations.

The group at Dortmund is focusing on the efficiency of embedded software. Most of the efforts are dedicated towards the efficient use of memories, as the speed gap between processors and memories widens and future systems' speed could well be dominated by the speed of memories. Also, memories consume a major percentage of the energy of embedded systems. Traditional memory hierarchies have not been designed for energy efficiency or timing predictability. Therefore, a new look at memory architectures was the key initial objective. This objective was maintained during the first two years of the project, apart from the usual refinement. Optimizers were designed which enable compile-time optimization for scratch pad memories. The first results that were achieved look very promising: scratch pads provide energy efficiency and timing predictability at an unprecedented degree. In a slightly more general context, the group used other source-level transformations for improving the efficiency of embedded software.

## 1.1 *High-Level Objectives*

The objectives on the **Compilation** side are

- to provide world-class code-synthesis and compiler tools for the generation of efficient machine code, including the integration of existing compiler-generation approaches such that compilers for new architectures can be built quickly, efficiently and reliably.

The objectives on the **Timing-Analysis** side are:

- to achieve a common representation for an intermediate exchange format for the various timing analysis components from the different partners.
- to achieve an integration of different modules from different partners for timing analysis..

**Synergy between Compilation and Timing Analysis:** Tools for estimating WCET and compilers have traditionally evolved as independent classes of tools. This results in information lacking in both kinds of tools which, however, is available in the other set of tools. For example, flow facts are computed by compilers but frequently not available to the same extent by timing analysis tools. Also, timing information is available in timing analysis tools but almost never available in compilers. Traditional approaches for adding the missing information result in a duplication of efforts: regeneration of flow facts in timing analysis tools and adding timing as a cost function in compilers. This duplication of efforts is to be avoided.

A major structural change of the compilers cluster has been the merger of the two previous activities “compilers platform” and “architecture aware compilation” due to efficiency reasons. Furthermore, one core partner (STM) has left the cluster, and one new core partner (Prof. Sabine Glesner from TU Berlin) has joined the cluster to perform platform-based work on complementary research topics.

Essentially, the “mini-cluster” cooperation model from the previous years has been successfully continued. One mini-cluster revolves around CoSy from ACE as the major compilers platform. ACE and Aachen have continued their cooperation by means of integrating new code optimization engines, which was supported via several student exchanges. The results of the cooperation have been publicly presented at various occasions and are partially under productization.

TU Berlin and ACE have continued to work on CoSy based compiler engines, too. Berlin works on verification as well as on the development of optimizing compiler transformations and machine code generation. Especially in safety-critical applications in the embedded domain, compiler transformations must be both optimizing and correct. Hence, verification is necessary to ensure that transformations indeed preserve program semantics during compilation. Within ARTIST2, the focus is on the development of automated checkers that, for a particular compiler run with its source and target program, make sure that both programs are indeed semantically equivalent.

TU Vienna's objective was to extend the infrastructure for specifying program analyses with AbsInt's Program Analysis Generator (PAG) for C++, generate an external program representation for C to allow the integration with other program transformation tools, and generate analysis results as program annotations. This goal has been achieved by generating an external representation of the LLNL-ROSE intermediate representation and implementing a generator and a front-end for reading the external representation. In year three all C language features have been addressed in the external representation. This led to the development of the Static Analysis Tool Integration Engine, SATIrE, which incorporates our efforts within ARTIST2 for tool integration. SATIrE implements the Shape Analysis developed by Sagiv, Reps and Wilhelm using the Program-Analyzer Generator PAG. This version of Sagiv/Reps/Wilhelm Shape Analysis scales well to larger programs, albeit at some cost of precision.

Tools for estimating WCET and compilers have traditionally evolved as independent classes of tools. This results in information lacking in both kinds of tools which, however, is available in the other set of tools. For example, timing information is available in timing analysis tools but almost never available in compilers. Using the WCET-aware compiler infrastructure developed in the past years, research on compiler optimizations minimizing WCET can now be conducted. First results on the WCET-aware instruction cache locking are available. Moreover, the positive influence of the standard compiler optimization Procedure Cloning on the WCET has been studied. Both works were published and are presented in the activity reports.

Details of the various mini-cluster results are described in the Y3 deliverable for the new merged activity “platform based code optimization and verification”.

## **1.2 Industrial Sectors**

### **Timing Analysis side:**

Timing-Analysis tools have recently entered industrial practice and are in routine use in the aeronautics and automotive industry. AbsInt's timing-analysis tool, aiT, has been used in the

certification of time-critical subsystems of the Airbus A380 and has thus acquired the status of a *validated* tool.

All sectors concerned with Embedded Systems need Compilation Technology, WCET estimations are relevant for all industrial sections using hard real-time systems. Therefore, industrial sectors in this case include avionics, automotive, defence and some areas where control systems are applied. Especially in the automotive and the aeronautical domains, there is a need to have precise knowledge on the worst-case timing behaviour of safety critical software. This need is underlined by the fact that the worst-case timing of large parts of the software used within the new Airbus A380 has been analyzed using AbsInt's aiT.

Both the aeronautics and the automotive industries follow a similar trend to integrated architectures, aeronautics to IMA (Integrated Modular Avionics), automotive to a component architecture developed by the AUTOSAR consortium. This transition at latest will require timing analysis as an integrated component in the development process.

However, only the availability of precise timing analyses does not fulfil industrial needs. Since the code of safety critical applications is typically generated by a compiler, the compiler should also be aware of worst-case timings. Currently, this is not the case leading to the unacceptable situation that, whenever it is detected that an application does not meet its real-time constraints, manual code transformation, recompilation and timing analysis need to be done repeatedly. The burden of timing analysis and optimization will be taken away from the human designer by the approach proposed at Dortmund.

#### **Compilation side:**

Mainly: Embedded software, semiconductor and system houses

Specifically: audio processing, video processing and data streaming applications in the TV, Set Top box, DVD player and recorder, mobile, base stations, printer and disk drive markets.

Efficiency of embedded software, in particular the efficiency of memories, is relevant for high-speed embedded systems. This includes multimedia and network applications. It is expected that most mobile devices will provide some kind of multimedia processing. Currently, most of the handheld devices feature processors with on chip memories. However, none of the industrial compilers support the automatic utilization of the on chip scratchpad memories. Moreover, no industrial tool exists for performing architectural level-exploration. Currently, all decisions regarding the optimal size of the on chip memories are taken by the system design through ad-hoc methods. Relevant industrial sectors include consumer electronics and telecommunications.

### **1.3 Main Research Trends**

Standard tool architecture for WCET analysis has evolved. In a first phase, which may itself consist of several subphases, the software is analyzed to determine invariants about the sets of execution states at each instruction. Abstract interpretation is mostly used for this phase. The invariants allow the prediction of conservative execution times for individual instructions and for basic blocks. A second phase determines a worst-case path through the program. This is often done by implicit path enumeration; the control flow is translated into an integer linear program and then solved.

The results are more precise if a strong analysis of the control flow is performed. The compiler that has translated the source program into the executable often has valuable information about the control flow. Making this information available is a promising avenue.

The construction of timing-analysis tools is difficult, tedious, and error-prone. Research is on the way to develop computer support for this task.

For non-hard real time tasks, measurement-based methods are being evaluated and tested.



Embedded system software –if compared to hardware- usually involves a significant overhead in terms of energy consumption and execution time. However, for flexibility reasons, hardware cannot be used in applications with changing requirements. In order to make a software implementation feasible, efficiency of embedded software is a must. Various approaches for achieving this efficiency have been explored.

Due to the efficiency requirements, using power-hungry, high-performance off-the-shelf processors from desktop computers is infeasible for many applications. Therefore, the use of customized processors is becoming more common. These processors are optimized for a certain application domain or a specific application. As a consequence, hundreds of different domain or even application specific programmable processors (ASIPs) have appeared in the semiconductor market, and this trend is expected to continue. Prominent examples include low-cost/low-energy microcontrollers (e.g. for wireless sensor networks), number-crunching digital signal processors (e.g. for audio and video codecs), as well as network processors (e.g. for internet traffic management). Source-to-source level transformations are another approach for improving the efficiency of embedded software. These transformations are applied before any compiler is started. To some extent, these transformations are independent of the final processor architecture. Therefore, the advantage of this approach is that it can be used with almost any compiler. It can also be used in combination with retargetable compilation.

A third approach is the use of sophisticated optimizations within a compiler. Optimizations tuned towards embedded systems have been designed by a number of members of the ARTIST2 compiler cluster.

Other static program analyses compute invariants about the set of all execution states at all program points. These invariants can be used for both optimization and verification. The most powerful such analysis is the Sagiv/Reps/Wilhelm Shape Analysis. It is based on a 3-valued interpretation of predicate logic. Its particular strength is the derivation of properties of linked data structures in the heap. These invariants describe safety properties such as memory cleanness, but they can also be used for optimization such as compile-time garbage collection. With the great power of these analyses comes high complexity. Several groups worldwide work on attempts to trade precision for efficiency.

Due to the increasing importance of the memory interface, various optimizations have been designed that help to maximize the efficiency of the memory interface. These optimizations can be either integration into compilers or used as source-to-source level optimizations.

Requirements of most embedded systems comprise not only optimal resource usage but also high safety and dependability guarantees. To meet safety requirements it is necessary to develop software in higher programming languages and to ensure that the transformation process to machine code preserves the semantics of the program and consequently the software system's behaviour. To achieve very efficient machine code, compilers for embedded systems apply aggressive optimizations. The need to verify the compilation process is increased by the fact that such optimizations are very error-prone, in particular if they change the structure of programs. To make optimizations applicable in safety-critical systems and to ensure that efficient and also correct executable code is produced by the compiler, methods for the verification of optimizing compilers are explored.

The research trends are described in the activities reports in more details.



## 2. State of the Integration in Europe

The state of integration in the area of **Timing Analysis** is described in the *Timing-Analysis Platform Report*

There is an additional integration going on between Compilation and Timing Analysis, namely in the Activity WCET-aware Compilation. This activity is one of the first worldwide to take hard real-time requirements of systems into account in the compiler.

Within the ARTIST2 project, *RWTH Aachen* focuses on retargetable compilers and code optimization for embedded processors. RWTH Aachen closely cooperates with ACE and CoWare Inc. on the LISATek Compiler Designer product, based on the CoSy compiler system that is also used as the primary compiler platform within ARTIST2.

*Dortmund University*: memory-aware code optimization and source-level code optimization. Memory-architecture aware compilation techniques have been proposed by a limited set of people. The Architecture and Compilers for Embedded Systems (ACES) group of Prof. Nikil Dutt at University of California, Irvine and the group of Prof. Rajeev Barua at University of Maryland at College Park focus on memory aware compilation and optimization issues. The optimization techniques by both groups consider only data variables for optimizations, whereas the techniques proposed by University of Dortmund consider both variables and program code segments for optimization. Furthermore IMEC, an affiliated partner, has analysed allocation techniques for memory hierarchies intensively. Case studies were a key vehicle for this analysis. The group of Kandemir at Penn State University has published numerous papers on the issue. In addition, some work performed in the high-performance computing can be applied to memory-architecture aware compilation for embedded systems as well.

*STMicroelectronics*: embedded processor design, tools adaptation

*Absint* works on timing analysis and stack usage analysis tools, the program analyzer generator PAG, post pass code optimization and compilation (e.g. for Java). Within Artist 2, the focus is on timing analysis and PAG.

*IMEC* works on many aspects of System-on-Chip (SoC) design technology, including novel architectural templates, design methods and design tools. The target domains are especially focusing on embedded systems like embedded multi-media and communications systems. Within the ARTIST2 project, the main focus lies on source-level code optimisation for data-dominated applications, with special attention for the data memory organisation related aspects.

*ACE* provides and supports the CoSy compiler development system as a platform technology with Aachen, STMicroelectronics, Philips, CoWare, Edinburgh and others being part of the CoSy eco-system. ARTIST2 is generating additional opportunities for cooperation and the sharing of results as ARTIST2 related activities progress with requests for access to CoSy coming from outside the immediate cluster.

*TU Vienna* works on optimization techniques for using high-level abstractions in programming embedded systems. It is paramount for the next decade that these abstractions can be optimized such that they can be used in embedded systems without a significant performance impact. This effort focuses on building and integrating existing infrastructures such that we can offer platforms for evaluating the impact of the precision of program analyses on today's languages performance that are used for embedded software. Within ARTIST2 the main focus is on integrating tools that allow a high-level specification of program analyses and performing library aware optimizations as source-to-source transformations. The targeted applications are real-world C and C++ applications making use of the full range of all language features.

*TU Berlin* works on the verification as well as on the development of optimizing compiler transformations and machine code generation. Especially in safety-critical applications in the embedded domain, compiler transformations must be both optimizing and correct. Hence, verification is necessary to ensure that transformations indeed preserve program semantics during compilation. Within ARTIST2, the focus is on the development of automated checkers that, for a particular compiler run with its source and target program, make sure that both programs are indeed semantically equivalent. As a starting point, the verification and development of checkers for loop transformations based on unimodular transformations is investigated.

Besides ARTIST2, a significant European compiler research community is active e.g. in the HiPEAC NoE, including INRIA and U Edinburgh. While the research activities of HiPEAC are partially complementary to ARTIST2 (e.g. HiPEAC is primarily exploring gcc as a compiler platform), many interactions are taking place, e.g. Rainer Leupers from Aachen participated as a lecturer in the 2006 HiPEAC summer school ACACES.

ACE provides and supports the CoSy compiler development system as a platform technology with Aachen, STMicroelectronics, Philips, CoWare, Edinburgh, Berlin and others being part of the CoSy eco-system. ARTIST2 is generating additional opportunities for cooperation and the sharing of results as ARTIST2 related activities progress with requests for access to CoSy coming from outside the immediate cluster.

TU Berlin has used the tools provided by ACE to build an initial compiler platform for research. We developed a backend specification for the Intel Itanium processor, which gave us an industrial-strength compiler for this architecture (the current SPEC benchmark suite CPU2006 is compiled). On top of that, first optimizations are being developed. Furthermore, we successfully developed an automated checker for a compiler transformation. We formalized the scheduling phase in the compiler and derived a criterion, that is necessary for correctness of the scheduled code. We used this result to develop a checker, which can be used to augment any existing scheduler. We discovered a bug in the scheduler of the GNU assembler, which in some cases lead to incorrect programs

## **2.1 Brief State of the Art**

### **Timing Analysis**

Hard real-time systems need to satisfy stringent timing constraints, which are derived from the systems they control. A schedulability analysis for the set of tasks making up the system and a given hardware architecture has to be performed in order to guarantee that all the timing constraints of these tasks will be met (timing validation). Schedulability analysis requires knowledge of upper bounds for the execution times of all the system's tasks. These upper bounds (and lower bounds) have to be safe, i.e., they must never underestimate (overestimate) the real execution time. The upper bounds represent the worst-case guarantee the developer can give.

Furthermore, the bounds should be tight, i.e., the overestimation (underestimation) should be as small as possible. Thus, the main criteria for the acceptance of a timing-analysis tool that is used to obtain guarantees are soundness of the methods-do they produce safe results?-and precision-are the derived bounds tight?

The problem of determining upper bounds on execution times for single tasks and for quite complex processor architectures has been solved. Several commercial WCET tools are available. They have experienced positive feedback from extensive industrial use in the

automotive and aeronautics industry. This feedback concerned performance of the tools, precision of the results, and usability. In addition, several research prototypes are under development.

Timing-Analysis tools have to cover a rather large space originating from different application domains with their specific requirements, different classes of processor architectures, more general hardware and overall system architectures, and different user expectations. The tools offered by the cluster partners have their strengths in different points of this space.

The existing tools serve some particular and highly relevant points in this space. AbsInt's tool for example has been used in the development and the certification of safety-critical systems in the Airbus A380.

On the other hand, they currently do not serve distributed architectures well. Another interesting point in this space is occupied by timing-analysis tools adapted for teaching. This is approached by cooperation between Mälardalen and Tidorum.

The tool development is highly complex connected to the high complexity of modern processor architectures. It takes too much effort and it is error prone. Therefore, computer-supported tool-development efforts are needed.

More details are provided in the Timing-Analysis Platform Activity report.

## Compilers

A large number of compiler platforms are available in industry and academia, e.g. GCC (GNU), LANCE (Dortmund/Aachen), OCE (Atair/Mentor), SUIF (Stanford), and CoSy (ACE). Compiler platforms are usually conceived as software systems that allow for quick development of compilers for new target machines and that permit efficient research by means of an open, easily extensible infrastructure.

A key problem, though, is the fact that there is still no "one-size-fits-all" platform. Each of the available platforms has its specific strengths and weaknesses w.r.t. openness, IP rights issues, code quality etc. Furthermore, different platforms serve different research requirements, e.g. some are more suitable for backend modifications while others are better for source level transformations. Therefore, it is expected that the heterogeneous platform landscape will continue to exist in the future. Nevertheless, the members of the ARTIST2 compiler cluster have decided to largely focus on one specific compiler platform, i.e. the CoSy system by ACE.

With the increasing level of customization of embedded processors it becomes more and more obvious that architecture aware compilation is a must to achieve sufficient code quality. Application of only classical code optimization techniques, largely working at the machine-independent intermediate representation level is not good enough. Therefore, members of the ARTIST2 compiler cluster have designed numerous novel code optimization techniques, e.g. Dortmund and Aachen have extensively worked on optimizations for DSP, VLIW and network processors. This work is being continued in the context of ARTIST2.

Timing problems are expected to become more severe in the future, due to the increasing speed gap between processors and memories. Due to this gap, efforts for improving the performance of systems have been predicted to hit the "memory wall". This means that memories will be the key limiting constraint for further performance improvements. Memories also consume a major portion of the electrical energy of embedded systems. Both problems can be addressed by introducing memory hierarchies. However, traditional memory hierarchies have been designed for a good average case behaviour. New technologies are needed in order to design fast, energy-efficient and timing predictable memory hierarchies. Some work has been done in the context of caches (loop caches, filter caches etc.). However, these approaches have mostly focussed on hardware approaches for reaching the goals. For these approaches, compilers were considered to be black boxes and untouchable. Only few authors

(e.g. Barua, Catthoor, Dutt, Kandemir) have taken a holistic approach, looking at both hardware as well as software issues.

See ARTIST2 Y1 and Y2 deliverables for a more exhaustive description of the state of the art. No significant change has taken place in the meantime.


## **2.2 Main Aims for Integration and Building Excellence through Artist2**

The Compiler and Timing Analysis Cluster and the Execution Platforms Cluster aim at developing a common methodology to enable resource aware design and compilation. The aim of this integration activity is to increase predictability while retaining a performant system.

In the Compilers and Timing Analysis cluster, the aim is to integrate timing analysis into the compilation chain to make the compiler aware of execution time properties and constraints. For this, Uni Dortmund and AbsInt plan to integrate AbsInt's tool **aiT** into Dortmund's compiler infrastructure.

The main aim of using the ARTIST2 network is to get access to competences, knowledge and tools which are not available locally at each of the institutions. The cooperation provides the required size of research teams, necessary to handle the complexity of today's technology. Furthermore, a major goal is the combination of areas of excellence of the different partners by defining and implementing interfaces between their design flows and tools in order to achieve compilation platforms applicable to a wider problem scope. In the compiler cluster, this is implemented by the formation of several topic-specific "mini-clusters", partially based on a common compiler platform (Cosy). This form of integration works well and will be continued and intensified in the future. See below figure for the current cluster structure and connectivity (red indicates "compiler platform" activities; blue indicates architecture aware compilation activities; note that partner STM has left the cluster after Y2). TU Berlin has joined as a new core member in Y3.

To compute the WCET of program in general, additional flow information is needed to guide the WCET computation. Due to different research approaches and framework architectures, there exist many different flow description languages for WCET analysis, making it hard, connect different components of WCET analysis frameworks together. It is the ambitious goal within ARTIST2 to define flow description attributes that serve as an exchange format among different tool components. Partners from the Timing Analysis platform and the Compilers platform work together to define flow description attributes to enable seamless integration of different WCET analysis components. This will also help the integration of WCET analysis techniques in the compilers.



## 2.3 Other Research Teams

Essentially three more research teams have competed with Europe in the area of Timing Analysis, one at Seoul National University, one at Florida State University, now with some branches in North Carolina etc., and Singapore National University. Seoul has turned to power-aware computing, and flash memory based components research. Singapore and Florida have cooperated with the ARTIST2 partners in writing the survey paper. Singapore has participated in the WCET Tool Challenge with their academic prototype.

There is a continuous exchange of PhD students and PostDocs with the team of Prof. Sang Lyul Min at the Seoul National University.

Only few groups have working on the integration of worst case execution times and compilers. Smaller, apparently volatile efforts have been reported from Sweden and South Korea. More sustained work was performed in the group of David Whalley at the Computer Science Department of the Florida State University. Similar to the design of a WCET-aware compiler within this cluster, they have integrated WCET analysis and compilation techniques. However, due to the lacking cooperation between research groups, only very simplified timing models and highly predictable processor architectures are considered at Florida. The IRISA group at the University of Rennes of Isabelle Puaut focus on a compiler-based allocation of data and instructions in caches and scratchpads with the objective of reducing the program WCET. However, their techniques either don't consider worst-case path switching leading to imprecise results or perform frequent path recomputations leading to high analysis runtimes making their optimizations not applicable for larger benchmarks.

## 2.4 Interaction of the Cluster with Other Communities

Saarland University:

Timing-Analysis activities in the cluster interact closely with the Execution-Platform cluster in the area of increasing the timing-predictability of real-time systems. This issue is of high



interest to several industrial sectors. Airbus and Bosch participated in an FP7 proposal aimed at reconciling performance with predictability. This proposal was highly ranked and will most likely be funded.

An exchange has been initiated with the group of Prof. Min at *Seoul National University* to utilize the parametric WCET analysis work done at Saarland University in the analysis of embedded systems based on OS controlled flash memory based disk devices. The goal is to make the ARTIST2 results known and to apply them in a practical and finally industrial setting for real devices.

Dortmund University:

For the researchers at *Dortmund University*, the interaction with the local technology transfer centre ICD is a key for interacting with industry. ICD is headed by Peter Marwedel. It works exclusively on industrial contracts. ICD is used as a channel for transferring research results to industry. For example, compilation techniques for network processors are currently commercialized at ICD. Furthermore, the group at Dortmund is currently leading a coordination effort on embedded systems involving about a dozen groups at Dortmund University. The effort is expected to lead to harmonized research on mobile systems. In the same area, the group contributes to the MORE project funded by the European Commission. The group is a key organizer of the SCOPES series of workshops on compilation for embedded systems. Finally, the group is actively promoting education in embedded systems through the publication of a text book and through courses at EPFL, at ALARI and at spring or summer schools in New Zealand, China and Germany.

TU Vienna:

*TU Vienna* is working on measurement-based timing analysis, with the aim of developing an easily portable WCET analysis framework. One of the central features of this framework is the systematic and automatic generation of test data used to exercise and measure the execution time of code fragments. Model checking is used as the basic technology behind the test data generation. Discussions with members of the theoretical computer science group at TU Munich led to several informal meetings discussing techniques of improving the test data generation engine. As a result, concrete plans of cooperation have been decided. A project proposal has been submitted and is currently examined by the funding agencies.

TU Vienna maintains a close interaction with the Lawrence Livermore National Laboratory, CA, USA, in optimizing high-level abstractions. Also IMEC is tightly integrated in European research networks, including HiPEAC. Moreover, IMEC is the central partner of a Marie Curie Host Fellowship project that involves more than 10 universities across Europe. IMEC also has many industry co-operations including most large European multi-media and communication systems oriented companies. ACE has been working closely with Aachen in this domain for some time. One of the results of this cooperation has been the integration of compiler technology in a start-up company that span out of the university. Cooperation with Imperial and Edinburgh has also started.

RWTH Aachen:

A close cooperation exists with the ARTIST2 Execution Platforms cluster, in particular between Dortmund, Aachen, and Bologna University. RWTH Aachen participates to the HiPEAC network of excellence and has started new cooperations related to code optimization, e.g. with Edinburgh University. Furthermore, Aachen maintains tight industry cooperations, e.g. with CoWare, ACE, and Infineon. Since Oct 2006, RWTH Aachen is running the UMIC research cluster ([www.umic.rwth-aachen.de](http://www.umic.rwth-aachen.de)) of the German government's excellence initiative. UMIC is a large scale 5-year research program focused on next-generation wireless communication technology and applications. It is the only IT related research cluster granted in Germany so



far. One research area in UMIC is System-on-Chip design, where embedded system compiler research plays an important role.

ACE:

ACE works closely with ST and with Philips having both a commercial relationship with them as well as being co-members of EU project consortia – in one case along with Verimag.

AbsInt:

Within the EmBounded Project (IST-510255) AbsInt is also involved in the development of the Hume compiler. Hume is a domain-specific high-level programming language for real-time embedded systems.

Several cluster members perform common course teaching activities (e.g. Peter Marwedel from Dortmund and Rainer Leupers from Aachen at ALARI, Lugano and EPFL, Lausanne) in cooperation with other ARTIST2 members (e.g. Luca Benini/Bologna and Lothar Thiele/Zürich). Further links of ARTIST2 members exist to the SHAPES Integrated Project and to the HiPEAC Network of Excellence.

### **Systematic Generation of Test Data for Measurement-Based Timing Analysis**

Within the first two years, the ARTIST2 partners TU-Vienna and University of York have been cooperating on the development of common techniques for measurement-based timing analysis. TU-Vienna now strengthened these ambitions by starting research activities together with the Theoretical Computer Science & AI Group of the TU-Munich to work on systematic generation of test data for measurement-based timing analysis. This effort will continue previous work toward the development of a measurement-based timing analysis framework. The different expertises of the two research groups provide a beneficial combination to tackle this quite complex research topic. The aim of the resulting timing analysis framework is to be highly portable to different target platforms and to allow a high automation of the timing analysis. The research at TU-Vienna's project "Compiler-Support for Timing Analysis" (CoSTA), funded by the Austrian Science Fund (Fonds zur Förderung der wissenschaftlichen Forschung) within the research project "Formal Timing Analysis Suite for Real-Time Programs" (FORTAS). FORTAS started in January, 2007 and has a duration of three years. A requirements document for the software architecture of the measurement-based timing analysis framework has been finished. <http://ti.tuwien.ac.at/rts/research/projects/fortas/> It is concerned with worst-case execution time (WCET) analysis of embedded systems, focusing in particular on developing techniques for compilers to support WCET analysis. Within CoSTA our compiler platform component SATIrE, created within ARTIST2, has been selected as basis for the implementation of new techniques for WCET analysis.

For the researchers at Dortmund University, the interaction with the local technology transfer centre ICD is a key for interacting with industry. ICD is headed by Peter Marwedel. It works exclusively on industrial contracts. ICD is used as a channel for transferring research results to industry. For example, compilation techniques for network processors are currently commercialized at ICD. Furthermore, the group at Dortmund is currently leading a coordination effort on embedded systems involving about a dozen groups at Dortmund University. The effort is expected to lead to harmonized research on mobile systems. In the same area, the group contributes to the MORE project funded by the European Commission. Additionally, the group is actively promoting education in embedded systems through the publication of a text book and through courses at EPFL, at ALARI and at spring or summer schools in New Zealand, China and Germany.

Finally, Dortmund University is a key organizer of the SCOPES series of workshops on compilation for embedded systems. SCOPES 2007 was organized by Dortmund University

with support of Artist2 and has led to an excellent worldwide interaction between Artist2 and other communities.

Tidorum (and partially York through Rapita Systems) is engaged in a project for the European Space Agency to study the timing and verification aspects of cache memories in space systems. The main PEAL project ended in February 2007. An extension will be executed in the fall of 2007. The main partner from the aerospace domain is Thales Alenia Space, France.

USaar works on modularizations of the Sagiv/Reps/Wilhelm shape analysis together with Mooly Sagiv, Tel Aviv University, and Arnd Poetzsch-Heffter, University of Kaiserslautern. This collaboration is supported by a grant of the German-Israeli Foundation.

### 3. Overall Assessment and Vision for the Cluster

#### 3.1 Assessment

The work on defining AIR, relying completely on AbsInt, which have already by far overspent their ARTIST2 budget not progressed as fast as possible, due to personnel changes at Saarland U, and perhaps also due to misunderstanding of the requirements for Computation Semantics within the cluster. The work is again progressing as shown by the attribute database and the work on ALF at Mälardalen. Most of the tool integration activity was blocked by this pause, and is still waiting for the AIR/ALF definitions to stabilise.

The collaboration between Dortmund Uni. and Imec vzw. is satisfactory. The most tangible results are on cross-fertilization of research ideas and definition of common roadmap on research for MPSoC memory management. The re-initiation of the collaboration at the PhD student level is slow.

Dortmund's cooperation with AbsInt and the Universities of Bologna and Linköping exceeds expectations. The cooperation with the IMEC meets expectations. Future opportunities include a commercialization of some of the results, for example through the technology transfer center ICD, located at Dortmund and headed by Peter Marwedel. The organization of the SCOPES 2007 Workshop on Software and Compilers for Embedded Systems by Dortmund University supported by Artist2 led to the publication of 12 papers of very high quality.

The work revolving around the CoSy platform, mainly involving partners ACE, Aachen, and Berlin can be regarded very successful. The cooperation has led to various student exchanges, joint master theses, papers, public demonstrations and SW prototypes.

The general weaknesses are mostly due to the limited NoE funding level and problems in the central organization and financial administration.

#### 3.2 Vision and Long Term Goals

The cooperation will strengthen the position of European toolmakers in industry. Usability of the tools and precision of the results will be further improved.

The next step is the integration of the single-task-on-uniprocessor methods and tools into tools considering distributed and communication-centric systems. These approaches are represented in the Cluster Execution Platforms.

**Timing Analysis:** As more and more experience is gained with timing-analysis tools in industrial practice, strengths and weaknesses of the different approaches and necessities for future research and development become apparent. Timing-analysis methods and tools have to be integrated into the design and development process, interacting with schedulability analyses and task allocation for distributed systems. Resource awareness has to be a first-class citizen in the development methodologies for embedded systems. Checking and verifying resource constraints after development is current practice. However, it entails a long and costly design loop; insufficient resources for a complete design and implementation may lead to a radically new design. Resource constraints should be taken into consideration early in the design process.

The problem of unpredictable resource consumption by embedded systems, be it time, space, or energy, is intolerable. A new design discipline, Design for Predictability, is urgently needed.

It should cover the development of individual components as well as the interaction of layers in layered systems.

The ultimate vision is a fully integrated development process with resource needs and safely and precisely determined resource consumption communicated between components and layers through resource interfaces.

Improved availability of timing information in compilers is certainly overdue. It can be expected that this will be recognized outside this consortium as well and that timing issues will be given more attention. Partners currently cooperating on this issue could become a seed for work in this direction.

### **Compiler:**

The cooperation is strengthening the position of European researchers and toolmakers in industry. Usability of the tools and precision of the results will be further improved. The compilers cluster emphasizes this vision by active participation of key industrial players such as Absint and ACE. The cooperations begun in ARTIST2 year 1 and 2 are being intensified, and new upcoming research challenges are continuously taken up together by the participants in order to exploit synergy effects right from the start. The long-term goal is a stable, self-sustained cluster structure, naturally open to new research teams with excellence in specific new areas.

Research on memory-architecture aware compilation is urgently needed. Due to the obvious impact of the memory-wall problem, embedded systems will become memory-speed limited and all techniques easing the problem can be expected to find a major attention. Again, partners currently cooperating on this issue could have a major impact on technologies dealing with the memory wall problem.

Improved availability of timing information in compilers is certainly overdue. It can be expected that this will be recognized outside this consortium as well and that timing issues will be given more attention. Partners currently cooperating on this issue could become a seed for work in this direction.

## **3.3 Plans for Year 4**

The plans for year 4 in both subclusters are described in the respective platform activity reports and briefly repeated here. The initiated integration activities will be continued.

The Timing-Analysis partners plan to participate in the finalisation of the ALF and AIR definitions, to extend Tidorum's Bound-T tool to emit ALF (possibly embedded in AIR), to use ALF/AIR to integrate the Mälardalen flow analysis method with Bound-T, to participate in the definition and running of WCET Challenge 2008, and in the WCET Challenge 2008 itself. Measurement-based approaches will be pursued and integrated with static analysis components. Several of the partners will get involved in work on timing predictability.

The compiler side:

The Year 4 plans for Dortmund-lmec collaboration include the development of pre-compiler source-to-source optimization methodologies for mapping of static and dynamic applications and increase the cost efficiency of the final mapping. The optimization methodologies address the placement of all data in the distributed/shared data memory hierarchy of a MPSoC platform.

The development of WCET-aware compiler optimizations will be continued by Dortmund University. On the one hand, this will include optimizations exclusively focussing on WCET as objective function, like e.g. exploitation of memory hierarchies for WCET minimization. On the other hand, the mechanisms provided by Dortmund's WCET-aware compiler developed during

ARTIST Year2 for multi-objective optimization (e.g. trading off WCET vs. code size) will be used. It is intended to set up a cooperation with more ARTIST2 core partners working on timing analysis platform (e.g. Mälardalen, Vienna) in order to integrate their techniques. As a consequence, excellence will be spread among research groups that currently work in completely different domains.


ACE and Aachen will continue their cooperation in the area of architecture aware code optimization engines built around the CoSy platform. This includes: extensions of SIMD optimization and utilization of conditional instructions, and possibly code generation for special-purpose multi.output instructions. To support this cooperation, joint papers are in preparation, and further student exchanges are envisioned. Moreover, ACE and Aachen may engage to promote the new OpenCoSy web portal for simplified exchange of compiler research results.

TU Berlin aims at further developing optimization and verification techniques based on the established compiler platform. We intend to improve the compiler for the Itanium platform and add optimizations, especially for optimizing memory accesses speculatively. Furthermore, we plan to extend our verification results on VLIW scheduling and also consider verification for speculative optimizations.

TU Vienna will further extend the Static Analysis Tool Integration Engine, SATIrE, for performing whole-program source-code analysis of C/C++ applications and provide evaluation data on scalability. AbsInt and TU Vienna will continue their cooperation in developing program analyses with PAG and generating WCET annotations.


## 4. Cluster Participants

### 4.1 Core Partners

<b>Cluster Leader</b> <b>Activity Leader for “Timing Analysis Platform”</b>	
	<p>Prof. Dr. Reinhard Wilhelm (Saarland University)  <a href="http://rw4.cs.uni-sb.de/users/wilhelm/wilhelm.html">http://rw4.cs.uni-sb.de/users/wilhelm/wilhelm.html</a></p>
Technical role(s) within Artist2	<p>Leading the discussion about the different approaches to timing analysis, initiating a process eventually leading to the evaluation of the different approaches and their realization under several criteria, precision, performance, usability.</p> <p>Pushing the idea to exploit synergies between the different phases in the design of hard real-time systems, formal specification, code synthesis, compilation, and timing analysis.</p> <p>Working towards a theory and corresponding practical rules to increase the predictability of embedded systems.</p>
Research interests	<p>Compiler design, static program analysis, embedded systems, timing analysis of hard real-time systems</p>
Role in leading conferences/journals/etc in the area Embedded Systems	<p>Site Coordinator Saarbrücken in the AVACS Project            Member of the ACM SIGBED Executive Committee            Member at Large of the ACM SIGPLAN Executive Committee            Member of the Steering Committee of the International Conference on Embedded Software EMSOFT            Member at Large of the Steering Committee of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems LCTES</p>
Notable past projects	<p>DAEDALUS            Shared-cost research and technology development (RTD) project IST-1999-20527 of the European IST Programme of the Fifth Framework Programme (FP5) on the « validation of software components embedded in future generation critical concurrent systems by exhaustive semantic-based static analysis and abstract testing methods based on abstract interpretation.  <a href="http://www.di.ens.fr/~cousot/projects/DAEDALUS/index.shtml">http://www.di.ens.fr/~cousot/projects/DAEDALUS/index.shtml</a></p>



	<p>COMPARE ESPRIT project, developed a new compiler technology, CoSy, enabling the efficient construction of compilers to suit specific hardware architectures</p> <p><a href="http://cordis.europa.eu/esprit/src/results/pages/infotec/inftec14.htm">http://cordis.europa.eu/esprit/src/results/pages/infotec/inftec14.htm</a></p>
Awards / Decorations	ACM Fellow, Alwin-Walther Medal

<p><b>Cluster Co-Leader</b> <b>Activity Leader for “Architecture Aware Compilation”</b></p>	
	<p>Prof. Dr. Rainer Leupers <a href="http://www.iss.rwth-aachen.de">http://www.iss.rwth-aachen.de</a></p>
Technical role(s) within Artist2	Compiler platform, code optimization
Research interests	Compilers, ASIP design tools, MPSoC design tools
Role in leading conferences/journals/etc in the area	TPC member of DAC, DATE, ICCAD etc. Co-founder of SCOPES workshop
Notable past projects	HiPEAC NoE, SHAPES IP, several DFG-funded projects Industry-funded projects with Infineon, Philips, Microsoft, CoWare, ACE, Tokyo Electron etc.
Awards / Decorations	Several IEEE/ACM best paper awards
Further Information	Co-founder of LISATek Inc. (acquired by CoWare Inc.) European Commission expert in FP7 Editor of “Customizable Embedded Processors”, Morgan Kaufmann, 2006

	<p>Dr. Christian Ferdinand (AbsInt Angewandte Informatik GmbH) <a href="http://www.absint.com/">http://www.absint.com/</a></p>
---	--

Technical role(s) within Artist2

<p align="center"><b>Activity Leader for “JPIA-Platform: Platform-based Code Optimization and Verification”</b></p>
---




Christian Ferdinand coordinates the activities of AbsInt within Artist 2  
Prof. Dr. Sabine Glesner (Technical University of Berlin)  
[www.pes.cs.tu-berlin.de](http://www.pes.cs.tu-berlin.de)


Research  
interests  
Technical  
role(s) within Artist2

Timing analysis, program optimization, compiler construction. Core  
Partner, Activity Leader for Compiler Platform


Partner	
Research interests	Compilers, Verification, Embedded Systems and Software, Formal Semantics
Role in leading	Editor-in-chief for the Springer journal “Informatik – Forschung und

conferences/journals/etc in the area	<p>Entwicklung (Computer Science – Research and Development)”</p> <p>PC Member of European Symposium on Programming (ESOP), 2008</p> <p>PC Member of Conference on Compiler Construction (CC’07), 2007</p> <p>Date’06, Design, Automation and Test in Europe, TPC Member of Topic B9 on Formal Verification</p> <p>Workshop Compiler Optimization meets Compiler Verification COCV, ETAPS Conferences, PC Member in 2005 and 2006, Program Co-Chair in 2007</p> <p>Workshop Formal Foundations of Embedded Software and Component-Based Software Architectures (FESCA), ETAPS Conferences, PC Member 2005, 2006 and 2007</p>
Notable past projects	<p>VATES (Verification and Transformation of Embedded Systems) project, funded by DFG, started 2007.</p> <p>Aktionsplan Informatik (Emmy Noether-Program), funded by DFG, support for young researchers to build a research group, with a focus on optimization and verification in the compilation of higher programming languages, from 2004 to 2009</p> <p>Correct and Optimizing Compilers for Modern Processor Architectures, funded by a postdoc excellence program of Baden-Württemberg, Germany, 2003-2005</p> <p>Grant in the Wrangell-Habilitation Program of Baden-Württemberg, Germany, 2001-2005</p>
Awards / Decorations	<p>Award of the “Forschungszentrum Informatik” for one of the two best PhD theses of the Faculty for Computer Science, University of Karlsruhe, 1998/99</p> <p>Member of the “Studienstiftung des deutschen Volkes”, the german national scholarship organization, 1991-1996</p> <p>Fulbright grant to study at the University of California, Berkeley, 1993-1994</p> <p>Member of the Siemens Internationaler Studenten/ Doktorandenkreis, 1993-1999</p>
Further Information	<a href="http://www.pes.cs.tu-berlin.de">www.pes.cs.tu-berlin.de</a>

<b>Cluster Co-Leader</b> <b>Activity Leader for “Timing Analysis Platform”</b>	
	Prof. Dr. Reinhard Wilhelm (Saarland University) <a href="http://rw4.cs.uni-sb.de/users/wilhelm/wilhelm.html">http://rw4.cs.uni-sb.de/users/wilhelm/wilhelm.html</a>
Technical role(s) within Artist2	Scientific Director of the Cluster. -Activity leader in Timing Analysis Platform.
Research interests	Compilers, Static Analysis, Timing Analysis
Role in leading conferences/journals/etc in the area	EMSOFT 2007 program cochair.
Notable past projects	DAEDALUS
Awards / Decorations	Prix Gay-Lussac-Humboldt
Further Information	

	Hans van Someren (ACE, Netherlands) <a href="http://www.ace.nl">www.ace.nl</a>
Technical role(s) within Artist2	Supporting ARTIST2 partner use of compiler platform (CoSy compiler development system) – ranging from initial training through to project/design reviews.  The design and construction of extensions to CoSy required for ARTIST2 projects.
Research interests	The development and exploitation of compilation techniques and development systems in the wider contexts of SoC and EDA supported by descriptions of the system including application and target architectures. Particular interests include MPSoC and highly parallel system.
Role in leading	Programme Committees of SCOPES and DATE.


conferences/journals/etc in the area	
Notable past projects	<p>COMPARE/PREPARE ESPRIT projects: These projects, particularly COMPARE, were precursors for CoSy. PREPARE focused on retargetable compilation for Fortran 90 and High Performance Fortran using massively parallel MIMD machines.</p> <p>MESA/NEVA (ongoing): Framework IPs addressing the challenges of designing and constructing multi-processor systems.</p>
Further Information	Principal architect of the CoSy. Previously, architect of ACE's shared memory heterogeneous multiprocessor UNIX OS.


	<p>Prof. Dr. Peter Marwedel (University of Dortmund) <a href="http://ls12-www.cs.uni-dortmund.de/~marwedel/">http://ls12-www.cs.uni-dortmund.de/~marwedel/</a></p>
Technical role(s) within Artist2	
	<p>Improved code quality for embedded application is the main goal of the work at Dortmund University. Due to the widening gap between processor and memory speeds, emphasis has been on improving the efficiency of memory accesses, in terms of average and worst case execution time and in terms of the energy consumption. Prof. Dr. Peter Marwedel (University of Dortmund) <a href="http://ls12-www.cs.uni-dortmund.de/~marwedel/">http://ls12-www.cs.uni-dortmund.de/~marwedel/</a></p>
Technical role(s) within Artist2	Improved code quality for embedded application is the main goal of the work at Dortmund University. Due to the widening gap between processor and memory speeds, emphasis has been on improving the efficiency of memory accesses, in terms of average and worst case execution time and in terms of the energy consumption
Research interests	<p>Peter Marwedels Embedded Systems Group focuses on embedded software. Particular emphasis is on compilers for embedded processors. One of the very first publications in this area, the book "Compilers for Embedded Processors", edited by Peter Marwedel and Gert Goossens, was the result of the CHIPS project, funded by the European Commission. The group's current focus is on advanced optimizations for embedded processors (e.g. by using bit-level data flow analysis) and energy-aware compilation techniques. Current research also includes high-level transformations of algorithms as well as WCET-aware code generation.</p>

Role in leading conferences/journals/etc in the area	<p>Member of the EDAA (European Design and Automation Association) Main Board.</p> <p>Editorial Board Member of ACM Transactions on Embedded Computing Systems.</p> <p>Editorial Board Member of the Journal of Embedded Computing.</p> <p>Editorial Board Member of the Microelectronics Journal.</p> <p>Co-Founder and Steering Board Chair of the SCOPES Workshop (Software and Compilers for Embedded Systems) Series.</p>
Notable past projects	<p><b>MAMS:</b> Multi-Access modular-services framework, national project funded by the German Federal Ministry of Education and Research (BMBF)</p> <p><b>MORE:</b> Network-centric Middleware for group communications and resource sharing across heterogeneous embedded systems, supported by the European Commission <a href="http://www.ist-more.org">http://www.ist-more.org</a></p> <p><b>HiPEAC:</b> European NoE on High-Performance Embedded Architecture and Compilation <a href="http://www.hipeac.net">http://www.hipeac.net</a></p>
Awards / Decorations	IEEE Senior Member
Further Information	CEO of the Informatik Centrum Dortmund (ICD), a technology transfer centre founded in 1989.


	<p>Prof. Björn Lisper (Mälardalen University) <a href="http://www.idt.mdh.se/personal/blr/">http://www.idt.mdh.se/personal/blr/</a></p>
Technical role(s) within Artist2	Timing analysis, program analysis.
Research interests	Timing analysis, static program analysis, language design for embedded and real-time systems, program transformations.



	<p>Dr. Niklas Holsti (Tidorum Ltd) <a href="http://www.tidorum.fi">http://www.tidorum.fi</a></p>
Technical role(s) within Artist2	<p>Participate in the definition of the common WCET tool-set architecture, the analysis modules and the interchange representations (languages, file formats).</p> <p>Adapt Tidorum's WCET tool, Bound-T, to integrate with the architecture and interchange formats defined in ARTIST2.</p>
Research interests	<p>Static analysis of the worst-case execution time of embedded programs.</p>

	<p>Prof. Dr. Peter Puschner (TU Vienna)</p> <p>Real-Time Systems Group Institute of Computer &gt;Engineering Vienna University of Technology</p> <p><a href="http://www.vmars.tuwien.ac.at/people/puschner.html">http://www.vmars.tuwien.ac.at/people/puschner.html</a></p>
Technical role(s) within Artist2	<p>Peter Puschner and his group are participating in the Timing-Analysis activities of the Compilation and Timing Analysis cluster. Within ARTIST2 the contributions are in the area of path-description languages for static WCET analysis, compilation support for WCET analysis, methods and problems of measurement-based execution-time analysis, and on software and hardware architectures that support time predictability.</p>
Research interests	<p>Peter Puschner's main research interest is on real-time systems. Within this area he focuses on Worst-Case Execution-Time Analysis and Time-Predictable Architectures.</p>
Role in leading conferences/journals/etc in the area	<p>Member of the Euromicro Technical Committee on Real-Time Systems, the steering committee of the Euromicro Conference on Real-Time Systems (ECRTS)</p> <p>Member of the advisory board and organizers committee of the IEEE International Symposium on Object- and Component-</p>


	<p>Oriented Distributed Computing (ISORC) conference series</p> <p>Chair of the Steering Committee of the Euromicro Workshop on Worst-Case Execution-Time Analysis (WCET) series</p>
Notable past projects	<p>DECOS - Dependable Embedded Components and Systems Develop the basic enabling technology to move from a federated distributed architecture to an integrated distributed architecture. <a href="http://www.decos.at">http://www.decos.at</a></p> <p>MoDECS - Model-Based Development of Distributed Embedded Control Systems Model-based construction of distributed embedded control systems: shift from a platform-oriented towards a domain-oriented, <i>platform-independent</i> development of composable, distributed embedded control systems. <a href="http://www.modecs.cc">http://www.modecs.cc</a></p> <p>NEXT TTA Enhance the structure, functionality and dependability of the time-triggered architecture (TTA) to meet the cost structure of the automotive industry, while satisfying the rigorous safety requirements of the aerospace industry. <a href="http://www.vmars.tuwien.ac.at/projects/nexttta/">http://www.vmars.tuwien.ac.at/projects/nexttta/</a></p>

	<p>Dr. Guillem Bernat (University of York) <a href="http://www-users.cs.york.ac.uk/~bernat/">http://www-users.cs.york.ac.uk/~bernat/</a></p>
Technical role(s) within Artist2	Responsible for the WCET cluster at University of York. Also involved in the flexible scheduling cluster.
Research interests	Worst-case execution time analysis. Especially measurement based methods. Flexible scheduling and real-time systems in general.
Further Information	Also CEO of Rapita Systems Ltd. a spin-off company commercialising RapiTime. A tool for measurement based WCET analysis.

<p><b>Role(s) within the cluster. A few examples:</b></p> <p><b>Cluster Leader</b></p> <p><b>Activity Leader for “NoE Integration: Low Power”</b></p>	
<photo>	<p>&lt;Title(s)&gt; &lt;Full Name&gt; (&lt;Affiliation&gt;)</p> <p>&lt;home page&gt;</p>


Technical role(s) within Artist2	<one or several paragraphs>
Research interests (optional)	<quick description of your research interests>
Role in leading conferences/journals/etc in the area <optional>	
Notable past projects (optional – max 5)	<project name> <1-3 line description> <URL if any>  <project name> <1-3 line description> <URL if any>
Awards / Decorations (optional)	
Further Information (optional)	

## 4.2 Affiliated Industrial Partners


	Dr. Christian Ferdinand (AbsInt Angewandte Informatik GmbH) <a href="http://www.absint.com/">http://www.absint.com/</a>
Technical role(s) within Artist2	Christian Ferdinand coordinates the activities of AbsInt within Artist 2.
Research interests	Timing analysis, program optimization, compiler construction.
Notable past projects	Transferbereich 14 "Run-time Guarantees for modern Processor Architectures" of the German DFG.  DAEDALUS RTD project IST-1999-20527 of the European FP5 program on the validation of software components embedded in future


	<p>generation critical concurrent systems by exhaustive semantic-based static analysis and abstract testing methods based on abstract interpretation.</p> <p><a href="http://www.di.ens.fr/~cousot/projects/DAEDALUS/index.shtml">http://www.di.ens.fr/~cousot/projects/DAEDALUS/index.shtml</a></p>
Awards / Decorations	<p>Dr. Ferdinand received the Dr. Eduard Martin Preis in 1999 (award for best Ph.D Thesis in computer science at Saarland University).</p> <p>AbsInt has been awarded a 2004 European Information Society Technology (IST) Prize for its timing analyzer aiT.</p>

### 4.3 Affiliated Academic Partners

	<p>Dr. Stylianos Mamagkakis (IMEC vzw.)</p> <p><a href="http://www.imec.be/">http://www.imec.be/</a></p>
Technical role(s) within Artist2	<p>Collaboration with Dortmund Uni. on high-level transformations for source code optimizations.</p>
Research interests	<p>Stylianos Mamagkakis received his Master and Ph.D. degree in Electrical and Computer Engineering from the Democritus Uni. Thrace (Greece) in 2004 and 2007, respectively. Since 2006, he coordinates a team of PhD students within the NES division at IMEC, Leuven, Belgium. His research activities mainly belong to the field of system-level exploration, with emphasis on dynamic resource management and system integration.</p>
Role in leading conferences/journals/etc in the area	<p>Stylianos Mamagkakis has published more than 25 papers in International Journals and Conferences. He was investigator in 6 research projects in the embedded systems domain funded from the EC as well as national governments and industry.</p>
Notable past projects	<p>EASY IST project</p> <p>Energy-Aware SYstem-on-chip design of the HIPERLAN/2</p>


	<p>standard, <a href="http://easy.intranet.gr/">http://easy.intranet.gr/</a></p> <p>AMDREL IST project</p> <p>Architectures and Methodologies for Dynamic REconfigurable Logic, <a href="http://vlsi.ee.duth.gr/amdrel/">http://vlsi.ee.duth.gr/amdrel/</a></p>
--	---

	<p>Prof. Andreas Krall (TU Vienna)</p> <p><a href="http://www.complang.tuwien.ac.at/andi/">www.complang.tuwien.ac.at/andi/</a></p>
Technical role(s) within Artist2	Leader of the TU Vienna group working on program analysis and back end optimizations.
Research interests	Implementation of object oriented languages, compiler back ends and computer architecture, implementation of logic programming languages.
Role in leading conferences/journals/etc in the area	PC Member of the International Workshop on Software and Compilers for Embedded Systems
Notable past projects	<p>Christian Doppler Laboratory: Compilation Techniques for Embedded Processors</p> <p>The aim of the CD laboratory Compilation Techniques for Embedded Processors is to develop the necessary compilation and decompilation techniques to make the production of highly optimizing compilers and decompilers for embedded processors feasible.</p> <p><a href="http://www.complang.tuwien.ac.at/cd/">http://www.complang.tuwien.ac.at/cd/</a></p>


  	<p>Dr. Markus Schordan (TU Vienna)  <a href="http://www.complang.tuwien.ac.at/markus">www.complang.tuwien.ac.at/markus</a></p>
<p>Technical role(s) within Artist2</p>	<p>Leader of the TU Vienna project group working on program analysis and optimization tools for high-level languages.</p>
<p>Research interests</p>	<p>Analysis of object-oriented languages, alias analysis, source-to-source infrastructures, high-level optimizations, and parallelization.</p>
<p>Role in leading conferences/journals/etc in the area</p>	<p>PC Member of Joint Modular Languages Conference (JMLC) since 2003.  PC Member of International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC) since 2005.</p>
<p>Notable past projects</p>	<p>ROSE (2001-2003)  The goal in the project ROSE was to build an infrastructure for C/C++ source-to-source transformation of multi million line applications at Lawrence Livermore National Laboratory, CA, USA. This work has been continued as a cooperation with TU Vienna since 2004.  <a href="http://www.llnl.gov/casc/rose/">http://www.llnl.gov/casc/rose/</a></p> <p>PAOLA (1999-2001)</p>




	<p>The goal of PAOLA was the research of techniques for context-sensitive analysis of object-oriented languages (with focus on Java programs). The project was a cooperation between University Klagenfurt (Austria) and Friedrich Schiller-Universität Jena (Germany).</p>
--	---

	<p>Professor Francky Catthoor (IMEC vzw.)</p>
<p>Technical role(s) within Artist2</p>	<p>Collaboration with Dortmund Uni. on high-level transformations for source code optimization.</p>
<p>Research interests</p>	<p>Francky Catthoor received a Ph.D. in El. Eng. from the K.U.Leuven, Belgium in 1987. Since then, he has headed several research domains in the area of architectural methodologies and system synthesis for embedded multimedia and telecom applications, all within the DESICS division at IMEC, Leuven, Belgium. His current research activities mainly belong to the field of system-level exploration, with emphasis on data storage/transfer and concurrency exploitation, both in customized and programmable (parallel) instruction-set processors.</p>
<p>Role in leading conferences/journals/etc in the area</p>	<p>Francky Catthoor has (co-)authored over 500 papers in international conferences and journals, and has worked on 8 text books in this domain. He was the program chair and organizer of several conferences including ISSS'97 and SIPS'01.</p>
<p>Notable past projects</p>	<p>CATHEDRAL II project Production of a synthesis system for multiprocessor DSPs.</p> <p>DAB-LP project Specification transformations to minimise access to large memories and distant data in DSP systems; applied to a DAB IC.</p> <p>DACMA project Design Methodologies and Advanced Designs for Communication and Multimedia Applications</p>

Awards / Decorations	Francky Catthoor is currently a research fellow within the DESICS division at IMEC and an IEEE fellow.
Further Information	Francky Catthoor is also professor at the K.U.Leuven.

	<p>Prof. Isabelle Puaut (IRISA)</p> <p><a href="http://www.irisa.fr/caps/people/puaut/puaut.html">http://www.irisa.fr/caps/people/puaut/puaut.html</a></p>
---	--

	<p>Prof. Dr. Sabine Glesner (Technical University of Berlin)</p> <p><a href="http://www.pes.cs.tu-berlin.de">http://www.pes.cs.tu-berlin.de</a></p>
Technical role(s) within Artist2	Activity Leader for Compiler Platform Compiler Verification
Research interests	Compilers, Verification, Embedded Systems and Software, Formal Semantics
Role in leading conferences/journals/etc in the area	<p>PC Member of Compiler Construction 2007</p> <p>Date'06, Design, Automation and Test in Europe, TPC Member of Topic B9 on Formal Verification</p> <p>Workshop Compiler Optimization meets Compiler Verification COCV, ETAPS Conferences, PC Member in 2005 and 2006, Program Co-Chair in 2007</p> <p>Workshop Formal Foundations of Embedded Software and Component-Based Software Architectures (FESCA), ETAPS Conferences, PC Member 2005 and 2006</p> <p>Editorial Board Member of "Informatik – Forschung und</p>

	Entwicklung" by Springer, starting with Vol. 21, No. 1
Notable past projects	<p>VATES (<u>V</u>erification and <u>T</u>ransformation of <u>E</u>MBEDDED <u>S</u>ystems), funded by DFG, will start soon</p> <p>Aktionsplan Informatik (Emmy Noether-Program), funded by DFG, support for young researchers to build a research group, with a focus on optimization and verification in the compilation of higher programming languages, from 2004 to 2009</p> <p>Correct and Optimizing Compilers for Modern Processor Architectures, funded by a postdoc excellence program of Baden-Württemberg, Germany, 2003-2005</p> <p>Grant in the Wrangell-Habilitation Program of Baden-Württemberg, Germany, 2001-2005</p>
Awards / Decorations	<p>Award of the "Forschungszentrum Informatik" for one of the two best PhD theses of the Faculty for Computer Science, University of Karlsruhe, 1998/99</p> <p>Member of the „Studienstiftung des deutschen Volkes“, the german national scholarship organization, 1991-1996</p> <p>Fulbright grant to study at the University of California, Berkeley, 1993-1994</p> <p>Member of the Siemens Internationaler Studenten / Doktorandenkreis, 1993-1999</p>

## **5. Internal Reviewers for this Deliverable**

Prof. Sabine Glesner, TU Berlin