Verification of Optimizing Compilers

Sabine Glesner

Software Engineering for Embedded Systems

PES

Technical University of Berlin

Overview

- Reasons and prerequisites for formal verification
- Verification of program / system transformations
- Three formal verifications as example:
 Verification of optimizing compilers
 Verification of model transformations
 VATES: Verification of satellite software
- Overview about further research projects
- Conclusions and perspectives

Software bugs are expensive:

Mars Climate Orbiter Sonde (1999):

Convertion of non-metric to metric units: numbers forgotten
 results into loss of sonde

Ariane-5 crash (1996):



caused in the end by the convertion of a 64-bit floating point number into a 16-bit signed integer number

Pentium bug (1994):

- □ certain divisions lead to wrong result
- costs Intel nearly 500 million dollar
- □ since then: formal verification of floating point algorithms at Intel
- Formal methods, in particular formal verification, to avoid financial loss

Sabine Glesner

CAV ARTIST2 Workshop Berlin July 2007

2

Overview

- Reasons and prerequisites for formal verification
- Verification of program / system transformations
- Three formal verifications as example:
 Derification of optimizing compilers
 Derification of model transformations
 DATES: Verification of satellite software
- Overview about further research projects
- Conclusions and perspectives

Why formal verification?

Software systems: behave exclusively according to formal rules behave exclusively according to formal rules chest and validation: observing a system for "typical" inputs does not rule out mistakes behave allquantified statements efor all conceivable states, it holds that ..." formal verification with a theorem prover e ules out bugs completely is very expensive can nevertheless be worth the extra effort

Requirements for formal verification



Overview

Reasons and prerequisites for formal verification

Verification of program / system transformations

- Three formal verifications as example:
 □ Verification of optimizing compilers
 □ Verification of model transformations
 □ VATES: Verification of satellite software
- Overview about further research projects
- Conclusions and perspectives

Software / system transformations ...

- do take place very often:
 model transformations (e.g. LIM)
 - model transformations (e.g. UML to Java)
 - software reengineering
 - □ in compilers
 - □ hardware synthesis
 - □...
- need to be correct

7

Correctness of transformations

Translation correctness

- □ Is the translation algorithm correct?
 - Does it preserves the semantics during transformation?
 - semantics = e.g. observable behavior
- □ proof technique: mostly refinement proofs

Implementation correctness

□ Is the translation algorithm correctly implemented?

[Glesner,Goos,Zimmermann, it 46(5) 2004]

Sabine Glesner

CAV ARTIST2 Workshop Berlin July 2007

Verification of compilers

- absolutely essential for software development
- relatively large software systems
- semantically interesting
- results carry over to other software (and hardware) areas

Implementation correctness via program checking

instead of verifying a transformation, verify its result.



Overview

- Reasons and prerequisites for formal verification
- Verification of program / system transformations
- Three formal verifications as example:
 Verification of optimizing compilers
 Verification of model transformations
 VATES: Verification of satellite software
- Overview about further research projects
- Conclusions and perspectives

Optimization and Verification in a Unifying Setting



Tasks in compiler backends



Compiler Optimizations for VLIW Processors

- VLIW (very long instruction word):
 - □ potential to increase parallelism on instruction level
 - but current compilers do not use it
- Example Intel Itanium:
 - □ up to six instructions in parallel are possible
 - $\hfill\square$ on average only three instructions executed in parallel
- Reasons:
 - memory gap: latency of up to 200 cycles for memory accesses
 - performance often domininated by memory speed (instead of CPU)
 - parallelism restricted by conservative analyses with imprecise results
 - "points-to"-sets of memory references: statically 23, dynamically only 1.06
- \Rightarrow Goal:

more precise analyses and speculative optimizations to overcome memory gap

Speculation: Implementation

- speculative instructions may not change program semantics
- without hardware support:
 only instructions without side effects speculatively
- with hardware support:
 - delay exceptions
 - run time tests much simpler
- → hardware support not mandatory but useful
- → Intel Itanium offers it

Compiler Optimizations – Platform

Cooperation with ACE (Associated Compiler Experts):

- CoSy-System for developing new optimizations
- Current state of the Itanium compiler:
 nearly complete (i.e. nearly all Spec benchmarks run)
 - speculation prototypically integrated





Sabine Glesner

CAV ARTIST2 Workshop Berlin July 2007

17

Tasks in compiler backends



Formal semantics for SSA



Results translation correctness

- specification of SSA basic blocks:
 - as partial order
 - $\hfill\square$ code generation creates additional dependencies (\Rightarrow machine order)
- machine proof for transformation betwee
 data-flow driven computation and
 - sequential instructions
- correct iff data-flow dependencies are realined
 □ correct if SSA order ⊆ machine order
- proof statistics:
 - □ nearly 900 lopc (lines of proof code)
 - □ proof can be reused (general proof princple)

[Glesner, ASM 2004 + Blech, Glesner, ATPS 2004 + Blech, Glesner, Leitner, Mülling, COCV 2005]

Sabine Glesner

General

Principle



Program Checking for Optimizations

Problems in NP:

defined by proofs of polynomial length

Quality of solution: not relevant for correctness

certificate

Program Checking with Certificates





System Architecture target system enriched by checker automatic if e.g. a compiler, specification a UML code semantically correct generator, ... 6 output transgenerator system formator input specification vstep theorem checker prover program UML mode ok: ves/ ok: yes/ don't know don't know Sabine Glesner CAV ARTIST2 Workshop Berlin July 2007 26

An Example for this Scenario: Verification of Dead Code Elimination

- Verification considers correctness of algorithm and correctness of implementation
- Correctness of algorithm verified within Isabelle/HOL
 - $\hfill\square$ Formal Semantics for Static Single Assignment (SSA) Form
 - □ Formalization of Dead Code Algorithm
- Correctness of Implementation
 - Checker approach
 - □ Implemented as CoSy Engine

Scenario presented at FMICS DCE Checker → yes/don't know

Further Verification

[Blech,Gesellensetter,Glesner; SEFM'05]

Sabine Glesner

27

Overview

- Reasons and prerequisites for formal verification
- Verification of program / system transformations
- Three formal verifications as example:
 Diffication of optimizing compilers

Verification of model transformations
 VATES: Verification of satellite software

- Overview about further research projects
- Conclusions and perspectives

Model transformations

- Model Driven Architecture (MDA) der Object Management Group (OMG)
 - $\hfill\square$ model not only for documentation but also for development process
- models often represented by graphs
 - □ as relations between different objectes, etc.
 - $\hfill\square$ see Unified Modeling Language (UML) as example
- specify transformation on models or transformations from models to code by graph transformation rules
 - □ Fujaba (<u>From UML</u> to <u>Java and back again</u>) tool suite at Paderborn



Example: simple TGG rule



Verification of TGG transformations

To show:

pairs of models as well as pairs of models and their corresponding programs are semantically equivalent

- verify semantic equivalence of all possible pairs inductively
 axiom that models and programs, resp., in simple starting pair are equivalent
 - $\hfill\square$ induction step that TGG rules preserve semantic equivalence
- can be expressed in Isabelle/HOL by inductive data types
- has been verified in Isabelle/HOL for basic transformations

[Blech, Glesner, Leitner, Fujaba Days 2005 + Giese, Glesner, Leitner, Schäfer, Wagner, MoDeVa 2006]

31

Overview

- Reasons and prerequisites for formal verification
- Verification of program / system transformations
- Three formal verifications as example:
 Derification of optimizing compilers
 Derification of model transformations
 DATES: Verification of satellite software
- Overview about further research projects
- Conclusions and perspectives

VATES



- new project: VATES
 Verification and Transformation of Embedded Systems
- construct and verify embedded, reactive, and concurrent systems
- verification throughout the whole process, from specification to machine code
- application: verification of BOSS, a RTOS used in practice for the BiRD satellite



Overview

- Reasons and prerequisites for formal verification
 Verification of program / system transformations
 Three formal verifications as example:

 Verification of optimizing compilers
 Verification of model transformations
 VATES: Verification of satellite software

 Overview about further research projects
- Conclusions and perspectives

Sabine Glesner	CAV ARTIST2 Workshop Berlin July 2007	33	Sabine Glesner	CAV ARTIST2 Workshop Berlin	July 2007	34

Optimizations for Aspect-Oriented Programming Languages

Aspect-orientation:

- $\hfill\square$ extension of the object-oriented paradigm
- new modularization concept for system requirements that are orthogonal to the usual module structure
- $\hfill\square$ e.g. logging, synchronization, ...

In embedded systems:

- variability at run time
- $\hfill\square$ dynamic extension and removal of aspects
- □ necessary: optimization of the execution model



Optimized Aspect-Oriented Programming Languages

- for use in mobile embedded systems (low resources)
- concepts for optimizations to
- case study: dynamically adaptable mobile application



Sabine Glesner

future work CAV ARTIST2 Workshop Berlin July 2007

HW/SW Co-Design

= integrated design of hardware and software parts of embedded systems

Goals:

Sabine Glesner

- early analysis of HW/SW-borders
- simplified system integration
- simulation, testing, verification
- evaluation of design alternatives

Members of my research group



Sabine Glesner

CAV ARTIST2 Workshop Berlin July 2007

Conclusions and Perspectives

CAV ARTIST2 Workshop Berlin July 2007

- Verification and system construction/maintenance:
 - □ best if from one source
 - □ together with optimizations (cf. compilers as example)

Formal verification:

- □ possible for large systems
- □ generates engineering knowledge concerning
 - design, construction and maintenance
 - for reliable software systems

Future application areas:

- □ software engineering
- model transformations
- hardware/software co-design
- embedded systems
- □ in general: safe and efficient systems

Thank you!

More information at: pes.cs.tu-berlin.de