















Operation	Delay	
-	(0.13um)	(0.05um)
2b ALU Operation	650ps	250ps
2b Register Read	325ps	125ps
ead 32b from 8KB RAM	780ps	300ps
ransfer 32b across chip (10mm)	1400ps	2300ps
ransfer 32b across chip (20mm)	2800ps	4600ps
2:1 global on-chip com 9:1 in 2010	m to opera	ation dela





















































Luca Benini ARTIST2 / UNU IIST 2007













































































