





























































Putting it all together

	2004	2006	2008	2010	2012
Technology Node (nm)	90	65	45	32	22
Loosely coupled Sub-Systems	2	4	6	8	12
General Purpose CPU	Single Multiple				
Hardware Accelerator	Hardwired — Reconfigurable				

- Constant SoC Die Size
- Slow evolution of peripherals (area decrease)
- GP CPU sub system complexity 2x each node (constant area),
- Embedded Memory capacity 2x at each node (constant area)
- Loosely coupled DSP sub system complexity increase by 30% at each node (30% area decrease)

Luca Benini ARTIST2 / UNU IIST 2007



Luca Benini ARTIST2 / UNU IIST 2007













































































































