

Validation of Real Time and Embedded Systems

— using UPPAAL —
Kim Guldstrand Larsen



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER

UPPAAL Branches

- Real Time
Verification

CLASSIC

- Real Time
Scheduling &
Performance Evaluation


CORA

- Real Time
Controller Synthesis

TIGA

- Real Time
Testing

TRON



Reading Material


Reading material - Mozilla Firefox

File Rediger Vis Historik Bogmærker Funktioner Hjælp

http://www.cs.aau.dk/~kgl/SoZhou/

Customize Links Free Hotmail Windows Marketplace Windows Media Windows

Validation of Real Time and Embedded Systems using UPPAAL



Kim Guldstrand Larsen
CISS, Aalborg University, DENMARK

ARTIST2 and UNU-IIST School
August 2007, Sozhou, China


Overview

1. [Tools](#)

www.cs.aau.dk/~kgl/SoZhou

BRICS Machine

Basic Research in Computer Science, 1993-2006




Aalborg

Aarhus


Other relevant projects

ARTIST, AMETIST

Tools and BRICS



CISS: *Center for Embedded Software Systems*



Kim Guldstrand Larsen
kgl@cs.auc.dk
96358893

or

CISS
www.ciss.dk
info@ciss.dk
96357220

Aalborg Universitet
Fr. Bajersvej 7B
9220 Aalborg Ø



Why CISS ?

- 80% of all software is embedded
- Demands for **increased functionality** with **minimal resources**
- Requires multitude of skills
 - Software construction
 - Hardware platforms,
 - Communication
 - Automation
 - Testing & Verification
- **Goal:**
Give a qualitative lift to current industrial practice



CISS in Numbers


- National Competence Center 2002:

25,5 mil. kr Ministry
6 mil. kr North Jutland
6 mil. kr Aalborg City
12,75 mil. kr Companies
12,75 mil. kr AAU


- **40** projects
- **20** CISS employees
- **25** CISS associated researcher at 3 different research groups at AAU
- **19** industrial PhDs




Focus Areas



Focus Areas






Funded by
Danish Advanced Technology Foundation
Budget 9 MEuro / 4 years



DaNES

Danish Network for Intelligent Embedded Systems

Challenges





DaNES

Danish Network for Intelligent Embedded Systems

Challenges

CSS
CENTER FOR INTELLIGENT SOFTWARE SYSTEMS

Selfdiagnostic & -repair



TERMA[®]



Test & Verificaiton



CSS
CENTER FOR INTELLIGENT SOFTWARE SYSTEMS

Embedded & Distributed



Informatik og Matematisk Modellering

 **BRICS**
Basic Research
in Computer Science

**Model Driven
and
Component Based
Development**

GATEHOUSE

ice power

Development




Platform

IO TECHNOLOGIES




European Network of Excellence



Testing & Verification
coordinator

Verification and Testing

Model




```
/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for a
 * visualSTATE system. In this implementation this is the mainloop
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}


/* In d-241 we only use the OS_Wait call. It is used to simulate a
 * system. Its purpose is to generate events. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
```



Running System

Verification and Testing

Model





```
/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for
 * visualSTATE system. In this implementation this is the mainloop
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}


/* In d-241 we only use the OS_Wait call. It is used to simulate a
 * system. Its purpose is to generate events. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
```



Running System

Verification and Testing

Model




```
/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for a
 * visualSTATE system. In this implementation this is the mainloop
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}


/* In d-241 we only use the OS_Wait call. It is used to simul
 * system. Its purpose is to generate events. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
```



Running System

Verification and Testing

Model



```

/* Wait for
void OS_Wait(void);


/* Operating system visualSTATE process. Mimics a OS
* visualSTATE system. In this implementation
* interfacing to the visualSTATE
void OS_VS_Process(void);

/* Define completion code v
unsigned char cc;

void HandleError(unsigned ch
{
    printf("Error code %c detected\n", cc);
    exit(ccArg);
}

/* In d-241 we only use the OS_V
* system. Its purpose is to generate events. How this is done is up to
* you.
*/
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the keyboard and
    * put them into the queue. When EVENT_UNDEFINED is read from the
    * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
    
```

- Verification
Code/Model wrt Req
- Testing
System wrt Model/Req



Running System

Why Verification and Testing

■ POTENTIAL:

30-40% of production time is currently spend on elaborate, ad-hoc testing

- Errors expensive and difficult to fix
- The potential of existing/improved testing methods and tools is enormous
- Time-to-market may be shortened considerable by verification and performance analyses of early designs

■ COMMONALITY:

Transversal topic, interacts with all other topics in embedded systems design:

- Modelling and Components (verification, model-based testing)
- Hard and adaptive real time (optimal scheduling & schedulability analysis)
- Execution platform (performance analysis, security)
- Compilers and timing analysis (WCET and compact code-generation)

Why Verification and Testing

■ IMPORTANCE for EMBEDDED SYSTEMS

- Often safety critical
- Often economical critical
- Hard to patch



■ CHALLENGES for EMBEDDED SYSTEMS

- Correctness of embedded systems depend crucially on use of *resources* (real-time, memory, bandwidth, energy). Need for verification of and conformance testing with respect to quantitative models.
- Participation in mobile ad-hoc networks require particular attention to *security* aspects.

Test versus Verification




E F E E G H ... H A



Beolink

T1 T3 T5 T1 ... T4 T3



2^n sequences of length n

Deadlock identified using

Verification


After sequence of
2000

telegrams / < 1min

UPPAAL


Introducing, Detecting and Repairing Errors

Liggesmeyer 98



Introducing, Detecting and Repairing Errors

Liggesmeyer 98






A very complex system



Klaus Havelund, NASA

Rotterdam Storm Surge Barrier



Spectacular software bugs

Ariane 5

- The first Ariane 5 rocket was launched in June, 1996. It used software developed for the successful Ariane 4. The rocket carried two computers, providing a backup in case one computer failed during launch. Forty seconds into its maiden flight, the rocket veered off course and exploded. The rocket, along with \$500 million worth of satellites, was destroyed.



- Ariane 5 was a much more powerful rocket and generated forces that were larger than the computer could handle. Shortly after launch, it received an input value that was too large. The main and backup computers shut down, causing the rocket to veer off course.

Spectacular software bugs

U.S.S. Yorktown, U.S. Navy

- In 1998, the USS Yorktown became the first ship to test the US Navy's Smart Ship program. The Navy planned to use off-the-shelf computers and software instead of expensive U.S.S. Yorktown, courtesy of U.S. Navy custom-made machines. A sailor mistakenly entered a zero for a data value on a computer. Within minutes, Yorktown was dead in the water. It was several hours before the ship could move again.
- When the sailor entered the mistaken number, the computer tried to divide by zero, which isn't possible. The software didn't check to see if the inputs were valid before computing and generated an invalid answer that was used by another computer. The error cascaded several computers and eventually shut down the ship's engines.



Spectacular software bugs

Moon or Missiles

- The United States established the Ballistic Missile Early Warning System (BMEWS) during the Cold War to detect a Soviet missile attack. On October 5, 1960 the BMEWS radar at Thule, Greenland detected something. Its computer control system decided the signal was made by hundreds of missiles coming toward the US.



- The radar had actually detected the Moon rising over the horizon. Unfortunately, the BMEWS computer had not been programmed to understand what the moon looked like as it rose in the eastern sky, so it interpreted the huge signal as Soviet missiles. Luckily for all of us, the mistake was realized in time.

Spectacular Software Bugs


.... continued

- INTEL Pentium II floating-point division
470 Mill US \$
- Baggage handling system, Denver
1.1 Mill US \$/day for 9 months
- Mars Pathfinder
-

Spectacular software bugs

Therac 25

- The Therac-25 radiation therapy machine was a medical device that used beams of electrons or photons to kill cancer cells. Between **1985-1987**, at least six people got very sick after Therac-25 treatments. Four of them died. The manufacturer was confident that their software made it impossible for the machine to harm patients.
- The Therac-25 was withdrawn from use after it was determined that it could deliver fatal overdoses under certain conditions. The software would shut down the machine before delivering an overdose, but the error messages it displayed were so unhelpful that operators couldn't tell what the error was, or how serious it was. In some cases, operators ignored the message completely.



"H-tilt"

"Malfunction 54"

IEEE Computer, Vol. 26, No. 7, July 1993, pp. 18-41

More complex systems



A simple program

```

int x=100;

Process INC
do
  :: x<200 --> x:=x+1
od

Process DEC
do
  :: x>0 --> x:=x-1
od

Process RESET
do
  :: x=200 --> x:=0
od

( INC || DEC || RESET )

```

Which values may
x take ?

Questions/Properties:

$E \langle \rangle (x > 100)$
 $E \langle \rangle (x > 200)$
 $A[] (x \leq 200)$
 $E \langle \rangle (x < 0)$
 $A[] (x \geq 0)$

Possibly

Always

Another simple program

What are the possible final values of x ?

```
int x=0;
```

```
Process P
```

```
do
```

```
    x:=x+1
```

```
10 times
```

```
( P || P )
```

```
int x=0;
```

```
Process P
```

```
int r
```

```
do
```

```
    r:=x; r++; x:=r
```

```
10 times
```

```
( P || P )
```

Atomic stm

Yet another simple program

```
int x=1;
```

```
Process P
```

```
do
```

```
    x:=x+x
```

```
forever
```

```
( P || P )
```

What are the possible values that x may posses during execution?

```
int x=1;
```

```
Process P
```

```
int r
```

```
do
```

```
    r:=x; r:=x+r; x:=r
```

```
forever
```

```
( P || P )
```

Atomic

Model-based Approach



BRICS
Basic Research
in Computer Science




CENTER FOR INDLEJREDE SOFTWARE SYSTEMER


Suggested Solution?

Model based
validation, verification and testing
of software and hardware


Verification & Validation




Verification & Validation



Verification & Validation




Verification & Validation



How?


Unified Model = State Machine!

Input
ports




Output
ports


Control states




Tamagotchi



SYNCmaster







Digital Watch



The SDL Editor

process MobileSt(1,1)


/* Mobile Station */



/* To store the SDL PID of the Base Tx Stations. Necessary to send a signal to a given BTS. */
NEWTYPE BTS_PIDs_t
 ARRAY(BTS_ID_t, PID);
ENDNEWTYPE;
DCL
 me Mobile_ID_t, /* replaces context parameters.*/
 IMEI IMEI_t, /* replaces context parameters.*/
 p PIN_t,
 status BOOLEAN,
 senderBTS,
 BTSreceived BTS_ID_t,
 BTS_PIDs BTS_PIDs_t;

Process

level



SPIN, Gerald Holzmann AT&T

SPIN CONTROL 3.1.3 -- 16 March 1998 -- File: p123

File.. Edit.. Run.. Help

SPIN DESIGN VERIFICATION

Line#: 18 Find:

```

mtype = { msg0, msg1, ack0, ack1 };

chan sender = [1] of { byte };
chan receiver = [1] of { byte };

proctype Sender()
{
  byte any;
  again:
  do
    :: receiver!msg1;
    if
      :: sender?ack1 -> break
      :: sender?any /* lost */
      :: timeout /* retransmit */
    fi
  od;
  do
    :: receiver!msg0;
    if
      :: sender?ack0 -> break
      :: sender?any /* lost */
      :: timeout /* retransmit */
    fi
  od;
  goto again
}

proctype Receiver()
{
  byte any;
  again:
  do
    :: receiver?msg1 -> sender!ack1; break
    :: receiver?msg0 -> sender!ack0
    :: receiver?any /* lost */
  od;
  p0:
  do
    :: receiver?msg0 -> sender!ack0; break
  od;
}

<starting simulation>
/pack/PS/Spin.prog/spin-3.13/bin/spin -X -p -v -g -l -s -r -t -j0 pan_in

<at end of trail>

```

Ghost View

madcow

Netscape Communicator

Internet9809...

FskCentOpti...

Verification Output

warning: for p.o. reduction to be valid the never claim must be stutter-closed
(never claims generated from LTL formulae are stutter-closed)

pan: acceptance cycle (at depth 59)

pan: wrote pan_in.trail

(Spin Version 3.1.3 -- 16 March 1998)

Warning: Search not completed

+ Partial Order Reduction

Full statespace search for:

never-claim	+	
assertion violations	+	(if within scope of claim)
acceptance cycles	+	(fairness disabled)
invalid endstates	-	(disabled by never-claim)

State-vector 32 byte, depth reached 67, errors: 1

35 states, stored (41 visited)

6 states, matched

47 transitions (= visited+matched)

1 atomic steps

hash conflicts: 0 (resolved)

(max size 2^19 states)

2.542 memory usage (Mbyte)

Save in:

p123.out

Clear

Close

Message Sequence Chart

line 54

Sender: 2

5

Receiver: 3

7

9

11

13

15

17

21

23

25

27

29

33

35

37

39

41

43

45

47

51

53

55

57

59

63

65

line 56

line 64

line 63

init: 1

65

1

Cyc

Smaller

Larger

Save in: msc.ps

Close

Preserve


visualSTATE

VVS


w Baan Visualstate, DTU (CIT project)



- Hierarchical state systems
- Flat state systems
- Multiple and inter-related state machines
- Supports UML notation
- Device driver access



Rhapsody



ESTEREL

Simulation Output

Name	Value	Type
RingBell		
TILT		
GameOver		
Go		
Display	..	integer
GameNormal.RemainingMe	..	integer

All Outputs Locals Traps Variables Watch

ReflexGameNormal.scg - ReflexGameNormal #0

nat Code Coverage Help

100 Module

Abbrev Prior

ReflexGameNormal

```

stateDiagram-v2
    [*] --> I
    state I
    I --> MachineON : On_off/
    MachineON --> I : On_off/
    MachineON --> GameOver : Coin/
    state GameOver
    GameOver --> GameOver : sustain GameOver
    GameOver --> GAME : 
    state GAME
    GAME --> GAME : <2>
    GAME --> [*] : <1>
    
```

signal RemainingMeasures:integer, MEAN:integer

/Display(0),`call InitRNDGenerator()0`

Game Over

sustain GameOver

Coin/

GAME

asures(MEASURE_NUMBER)

PAUSE_LENGTH MS/ Display(?MEAN/MEASURE_NUMBER)

ningMeasures > 0]/

Simulation Control

Name	Value	Type
Coin		
On_off		
Ready		
Stop		
MS		

All Inputs Sensors Return Signals

Commands: Tick Reset Keep Inputs

Current Session: 1

Playback Session: ☒ Reset on Loading

Speed: [Slider]

Dump control

Waveform


Output file: [File Picker] Start

Configuration file: [File Picker] Edit Stop


Coverage

Output file: [File Picker] Start


☐ Compact Coverage Files Stop



'State Explosion' Problem



M1 x M2



All combinations = exponential in no. of compo


Provably theoretical intractable

Train Simulator

VVS
visualSTATE


1421 machines
11102 transitions
2981 inputs
2667 outputs
3204 local states
Declare state sp.: 10^{476}

BUGS ?



Our techniques has reduced verification
time with several orders of magnitude
(ex 14 days to 6 sec)


Modelling and Analysis



Tools: UPPAAL, visualSTATE,
ESTEREL, SPIN, Statemate, FormalCheck,
VeriSoft, Java Pathfinder,...

Modelling and Analysis

BRICS



Tools: UPPAAL, visualSTATE,
ESTEREL, SPIN, Statemate, FormalCheck,
VeriSoft, Java Pathfinder,...

Most fundamental
model in Computer Science:
Kleene og Moore

Finite State Machines

- Language versus behaviour
- Determinism versus non-determinism
- Composition and operations
- Variants of state machines


Moore, Mealy, IO automater, **UML**

State Machines

Model of Computation

- Set of states
- A **start** state
- An **input-alphabet**
- A **transition function**, mapping input symbols and state to next state
- One or more **accept** states.
- **Computation** starts from start state with a given input string (read from left to right)

Modulo 3 counter



input string

inc inc dec inc inc dec inc ☹️


inc inc dec inc dec inc dec inc 😊

State Machines

Variants

Machines may have **actions/output** associated with state— **Moore** Machines.

inputstreng
↓
inc inc dec inc inc dec inc



outputstreng → **0 1 2 1 2 0 2 1**


State Machines

Variants

Machines may have **actions/output** associated with transitions – **Mealy** Machine.

Transitions unconditional of an input (null-transitions).


Several transitions for given input and state (**non-determinism**).



State Machines

Variants

Symbols of alphabet partitioned
in **input**- and **output**-actions
(**IO-automata**)



0! 0! 0! inc? inc? 2! 2! dec? 1!

interaction

Bankbox Code



● O
 ● B
 ● G

To open a bank box
the code must contain at least 2 ●

To open a bank box
the code must end with ● ● ●

To open a bank box
the code must end with ● ● ●
or with ● ● ●

To open a bank box
the code must end with a palindrom

e.g.: ● ● ●
 ● ● ● ●
 ● ● ● ● ●

Fundamental Results

- Every FSM may be determinized accepting the same language (potential explosion in size).
- For each FSM there exist a language-equivalent *minimal* deterministic FSM.
- FSM's are closed under \cap and \cup
- FSM's may be described as regular expressions (and vice versa)

Interacting State Machines



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER


Home-Banking?

```
int accountA, accountB; //Shared global variables
//Two concurrent bank costumers
```

<pre>Thread costumer1 () { int a,b; //local tmp copy a=accountA; b=accountB; a=a-10;b=b+10; accountA=a; accountB=b; }</pre>	<pre>Thread costumer2 () { int a,b; a=accountA; b=accountB; a=a-20; b=b+20; accountA=a; accountB=b; }</pre>
--	--

- Are the accounts in balance after the transactions?

Home Banking



$A[]$ (pc1.finished** and **pc2.finished**) **imply** (**accountA+accountB==200**)?**


Home Banking

```
int accountA, accountB; //Shared global variables
Semaphore A,B;          //Protected by sem A,B
//Two concurrent bank costumers
```


<pre>Thread costumer1 () { int a,b; //local tmp copy wait(A); wait(B); a=accountA; b=accountB; a=a-10;b=b+10; accountA=a; accountB=b; signal(A); signal(B); }</pre>	<pre>Thread costumer2 () { int a,b; wait(B); wait(A); a=accountA; b=accountB; a=a-20; b=b+20; accountA=a; accountB=b; signal(B); signal(A); }</pre>
--	--

Semaphore FSM Model

Binary Semaphore




Counting Semaphore




Composition

IO Automater (2-vejs synkronisering)





Composition

IO Automater



Semaphore Solution?



1. Consistency? (Balance)
2. Race conditions?
3. Deadlock?

1. A[] (mc1.finished and mc2.finished) imply (accountA+accountB==200) ✓
2. E<> mc1.critical_section and mc2.critical_section ✓
3. A[] not (mc1.finished and mc2.finished) imply not deadlock ÷

