

Validation of Real Time and Embedded Systems

———— using UPPAAL —

Kim Guldstrand Larsen









UPPAAL Branches

Real Time Verification



Real Time
 Scheduling &
 Performance Evaluation



Real TimeController Synthesis




Real Time Testing







Reading Material








BRICS Machine

Basic Research in Computer Science, 1993-2006



Aalborg


Aarhus

Other revelvant projects ARTIST, AMETIST





Tools and BRICS







CISS: Center for Embedded Software Systems



Kim Guldstrand Larsen

kgl@cs.auc.dk 96358893

CISS

www.ciss.dk info@clss.dk 96357220

Aalborg Universitet Fr. Bajersvej 7B 9220 Aalborg Ø





Why CISS?

- 80% of all software is embedded
- Demands for increased functionality with

minimal resources

- Requires multitude of skills
 - Software construction
 - Hardware platforms,
 - Communication
 - Automation
 - Testing & Verification

■ Goal:

Give a qualitative lift to current industrial practice





CISS in Numbers

National Comptetence Center 2002:

25,5 mil. kr Ministry
6 mil. kr North Jutland
6 mil. kr Aalborg City
12,75 mil. kr Companies
12,75 mil. kr AAU

- 40 projects
- 20 CISS employees
- 25 CISS associated researcher at 3 different research groups at AAU
- 19 industrial PhDs






















Methods

Focus Areas

Home automation
Mobile robotter
Intelligente sensorer
Ad hoc netværk

MobiltIf
Audio/Video
Konsum elektr
Kontrolsystemer
Automobile
X-by wire

Applications

Applications


Mobile Robote Rober Rober Rober Rober Rober Rober Robert Rober

Technology Open Cliff of Program of Program





Focus Areas







Application

Stepw. Refinem.

SW API / OS

HW

network


Funded by
Danish Advanced Technology Foundation
Budget 9 MEuro / 4 years







Danish Network for Intelligent Embedded Systems










Danish Network for Intelligent Embedded Systems

in Computer Science






European Network of Excellence







Testing & Verification coordinator





```
PEATER POWER District State Original Projects withold var. (10 J. RAVER)

PER 18 1900 PEATER

OF PEATER

POWER DISTRICT STATES

OF PEATER

OF PEATER
```

```
/* Wait for
void OS_Wait(void);
/* Operating system visualSTATE process. Mimics a OS process for a
* visualSTATE system. In this implementation this is the mainloop
* interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);
/* Define completion code variable. */
unsigned char cc;
void HandleError(unsigned char ccArg)
 printf("Error code %c detected, exiting application.\n", ccArg);
  exit(ccArg);
/* In d-241 we only use the OS_Wait call. It is used to simulate a
* system. It purpose is to generate events. How this is done is up to
 * you.
void OS Wait(void)
  /* Ignore the parameters; just retrieve events from the keyboard and
   * put them into the queue. When EVENT_UNDEFINED is read from the
   * keyboard, return to the calling process. */
  SEM EVENT TYPE event;
  int num;
```








































POTENTIAL:

30-40% of production time is currently spend on elaborate, ad-hoc testing

- Errors expensive and difficult to fix
- The potential of existing/improved testing methods and tools is enormous
- Time-to-market may be shortened considerable by verification and performance analyses of early designs

COMMONALITY:

Transversal topic, interacts with all other topics in embedded systems design:

- Modelling and Components (verification, model-based testing)
- Hard and adaptive real time

(optimal scheduling & schedulability analysis)

- Execution platform (performance analysis, security)
- Compilers and timing analysis

(WCET and compact code-generation)





■ IMPORTANCE for EMBEDDED SYSTEMS

- Often safety critical
- Often economical critical
- Hard to patch





■ CHALLENGES for EMBEDDED SYSTEMS

- Correctness of embedded systems depend crucially on use of resources (real-time, memory, bandwidth, energy).
 Need for verification of and conformance testing with respect to quantitative models.
- Participation in mobile ad-hoc networks require particular attention to security aspects.






Test versus Verification









2ⁿ sequences of length n

Verification


After sequence of

2000

telegrams / < 1mir_peral




Introducing, Detecting and Repairing Errors Liggesmeyer 98







Introducing, Detecting and Repairing Errors Liggesmeyer 98







A very complex system










Rotterdam Storm Surge Barrier





Spectacular software bugs Ariane 5



■ The first Ariane 5 rocket was launched in June, 1996. It used software developed for the successful Ariane 4. The rocket carried two computers, providing a backup in case one computer failed during launch. Forty seconds into its maiden flight, the rocket veered off course and exploded. The rocket, along with \$500 million worth of satellites, was destroyed.



Ariane 5 was a much more powerful rocket and generated forces that were larger than the computer could handle. Shortly after launch, it received an input value that was too large. The main and backup computers shut down, causing the rocket to veer off course.



Spectacular software bugs U.S.S. Yorktown, U.S. Navy



In 1998, the USS Yorktown became the first ship to test the US Navy's Smart Ship program. The Navy planned to use off-the-shelf computers and software instead of expensive U.S.S. Yorktown, courtesy of U.S. Navy custom-made machines. A sailor mistakenly entered a zero for a data value on a computer. Within minutes, Yorktown was dead in the water. It was several hours before the ship could move again.

When the sailor entered the mistaken number, the computer tried to divide by zero, which isn't possible. The software didn't check to see if the inputs were valid before computing and generated an invalid answer that was used by another computer. The error cascaded several computers and eventually shut down the ship's engines.



Spectacular software bugs Moon or Missiles



The United States established the Ballistic Missile Early Warning System (BMEWS) during the Cold War to detect a Soviet missile attack. On October 5, 1960 the BMEWS radar at Thule, Greenland detected something. Its computer control system decided the signal was made by hundreds of missiles



in Computer Science

The radar had a tually detected the Moon rising over the horizon. Unfortunately, the BMEWS computer had not been programmed to understand what the moon looked like as it rose in the eastern sky, so it interpreted the huge signal as Soviet missiles. Luckily for all of us, the mistake was realized in time.

Spectacular Software Bugs continued



- INTEL Pentium II floating-point division 470 Mill US \$
- Baggage handling system, Denver1.1 Mill US \$/day for 9 months
- Mars Pathfinder
-



Spectacular software bugs Therac 25



The Therac-25 radiation therapy machine was a medical device that used beams of electrons or photons to kill cancer cells. Between 1985-1987, at least six people got very sick after Therac-25 treatments, Four of them died. The manufacturer was confident that their software made it impossible for the machine to harm patients.

The Therac-25 was withdrawn from use after it was determined that it could deliver fatal overdoses under certain conditions. The software would shut down the machine before delivering an overdose, but the error messages it displayed were so unhelpful that operators couldn't tell what the error was, or how serious it was. In some cases, operators ignored the message "Malfunction 54" completely.

"H-tilt"

IEEE Computer, Vol. 26, No. 7, July 1993, pp. 18-41





More complex systems







A simple program

```
int x=100;
Process INC
      do
       x<200 --> x:=x+1
      od
Process DEC
      do
       x>0 --> x:=x-1
      od
Process RESET
      do
       x = 200 --> x = 0
      od
  INC
         DEC
                RESET )
```

Which values may x take?

Questions/Properties:

```
E <> (x>100)
E <> (x>200)
A[](x<=200)
E <> (x<0)
A[](x>=0)
Always
```





Another simple program

```
int x=0;

Process P
    do
        x:=x+1
     10 times

( P || P )
```

What are the possible final values of x?

```
int x=0;

Process P
int r
    do
        r:=x; r++; x:=r
    10 times

( P | | P )
    Atomic stm
```





Yet another simple program

```
int x=1;

Process P
    do
        x:=x+x
    forever

( P || P )
```

What are the possible values that x may posses during execution?

```
int x=1;

Process P
int r
   do
       r:=x; r:=x+r; x:=r
   forever

( P || P )
   Atomic
```



Model-based Approach










Suggested Solution?

Model based

validation, verfication and testing of software and hardware

































How?

Unified Model = State Machine!

Input ports





Output ports

Control states



Tamagotchi











SYNCmaster








Digital Watch








Basic Research in Computer Science








visualSTATE



w Baan Visualstate, DTU (CIT project)




- Hierarchical state systems
- Flat state systems
- Multiple and interrelated state machines
- Supports UML notation
- Device driver access








Rhapsody






ESTEREL












'State Explosion' Problem







M1 x M2



All combinations = exponential in no. of comportion intractable intractable intractable.






Train Simulator

VVS visualSTATE

1421 machines 11102 transitions 2981 inputs 2667 outputs 3204 local states

Declare state sp.: 10^476










Modelling and Analysis




Tools: UPPAAL, visualSTATE,

ESTEREL, SPIN, Statemate, FormalCheck, VeriSoft, Java Pathfinder,...





Modelling and Analysis



Tools: UPPAAL, visualSTATE,

ESTEREL, SPIN, Statemate, FormalCheck, VeriSoft, Java Pathfinder,...





Most fundamentae model in Computer Science: Kleene og Moore

Finite State Machines

- Language versus behaviour
- Determinism versus non-determinism
- Composition and operations
- Variants of state machines
 Moore, Mealy, IO automater, UML






Model of Computation

- Set of states
- A start state
- An input-alfabet
- A transition function, mapping input symbols and state to next state
- One ore more accept states.
- Computation starts from start state with a given input string (read from left to right)

input string

Modulo 3 counter




inc inc dec inc inc dec inc inc inc dec inc dec inc dec inc







Variants

Machines may have actions/output associated with state- Moore Machines.













Variants


Machines may have actions/output associated with med transitions – Mealy Maskiner.

Transitions unconditional of af input (nul-transitions).

Several transitions for given for input and state (non-determinisme).













Variants

Symbols of alphabet patitioned in input- and output-actions (IO-automata)



0! 0! o! inc? inc? 2! 2! dec? 1!







Bankbox Code



- O
- B
- G

To open a bank box the code most contain at least 2

To open a bank box the code most end with or with

To open a bank box the code most end with a palindrom

e.g:.

.





Fundamental Results

- Every FSM may be determinized accepting the same language (potential explosion in size).
- For each FSM there exist a language-equivalent minimal deterministic FSM.
- FSM's are closed under ∩ and ∪
- FSM's may be described as regular expressions (and vise versa)



Interacting State Machines










Home-Banking?

Are the accounts in balance after the transactions?





Home Banking



A[] (pc1.finished and pc2.finished) imply (accountA+accountB==200)?





Home Banking


```
int accountA, accountB; //Shared global variables
Semaphore A,B; //Protected by sem A,B
//Two concurrent bank costumers
Thread costumer1 () { Thread costumer2 () {
  int a,b; //local tmp copy
                             int a,b;
 wait(A);
                             wait(B);
 wait(B);
                             wait(A);
 a=accountA;
                             a=accountA;
 b=accountB;
                             b=accountB;
 a=a-10;b=b+10;
                             a=a-20; b=b+20;
 accountA=a;
                             accountA=a;
 accountB=b;
                             accountB=b;
  signal(A);
                             signal(B);
 signal(B);
                             signal(A);
```






Semaphore FSM Model

Binary Semaphore



Counting Semaphore








Composition

10 Automater (2-vejs synkronisering)









Composition

10 Automater











Semaphore Solution?





- Consistency? (Balance)
- 2. Race conditions?
- 3. Deadlock?
- 1. A[] (mc1.finished and mc2.finished) imply (accountA+accountB==200)
- 2. E<> mc1.critical_section and mc2.critical_section
- 3. A[] not (mc1.finished and mc2.finished) imply not deadlock

