

APPLICATIONS



BRICS
Basic Research
in Computer Science



CENTER FOR INDLJREDE SOFTWARE SYSTEMER

Overview

- Leader Election Protocol
- Dynamic Voltage Scaling
- Optimal Reconfiguration of FPGA
- Memory Interface





Leader Election Protocol





BRICS
Basic Research
in Computer Science




CENTER FOR INDEJREDE SOFTWARE SYSTEMER

Leader Election




Protocol by
Leslie Lamport


Leader Election




Timeout




Flooding




Flooding




Flooding




Forwarding




Forwarding




Forwarding




Leader Election




Leader Election



Leader Election



Variable timeout



Leader Election

Claim to be verified

Correct leader is known at a node i after


$$t(i) = \Delta_{TO} + \Delta_{TDELAY} + d_i \cdot \Delta_{MDELAY}$$

A model checking problem


$$\text{IMP} \models \square_{>t(i)} l(i)=L(i)$$

for all i .


Modelling (RT) protocols




Modelling (RT) protocols



Modelling (RT) protocols



Modelling the election protocol



Per process

$dist_i: N$

$leader_i: Node$

$timeout_i: N$

Static

$Topology: Node \times Node \rightarrow B$

Message

src: Node

dst: Node

leader: Node

hopss: N

Global Declaration

```

void setMsg(msg_t &msg, id_t src, id_t dst, id_t leader, int[0,N] hops)
{
    msg.src = src;
    msg.dst = dst;
    msg.leader = leader;
    msg.hops = hops;
}


chan send;
chan receive[N];
msg_t shared;

const int link[N][N] = {
    { 0,1,1 },
    { 1,0,1 },
    { 1,1,0 }
};


const int N = 3;
const int MDELAY = 3;
const int TDELAY = 5;
const int TO = 10;

typedef int[0,N-1] id_t;
typedef struct
{
    id_t src;
    id_t dst;
    id_t leader;
    int[0,N] hops;
} msg_t;
  
```

Message



Node[id]



Local Declarations (Node[id])

```

id_t leader = id;
int[0,N] hops;
clock x;
int[0,N] i;
id_t src;

void set(id_t l, int[0,N] h)
{
    leader = l;
    hops = h;
}

int[0,N] next(int[0,N] i, int[0,N] src)
{
    while (i < N && (!link[id][i] || i == src))
    {
        i++;
    }
    return i;
}

int[0,1000] timeout()
{
    if (hops > 0)
        return TO + TDELAY + hops * MDELAY;
    return TO;
}

bool worse(const msg_t &msg)

```

Optimisations

- Reducing the number of active variables
 - If variable is never used until next reset, then the value does not matter.
- Symmetry of message processes
 - The message processes are symmetric: It does not matter which is used to transfer a message.



Dynamic Voltage Scaling



BRICS
Basic Research
in Computer Science



CENTER FOR INDEJREDE SOFTWARE SYSTEMER





Performance vs Ressource-Efficiency

- Consumer constantly demand better functionality, flexibility, availability, ...
- .. increase in resources needed:
 - Time
 - Energy
 - Memory
 - Bandwidth
 - ..
- Application of **CUPPAAL** to modeling, analysis and synthesis of resource-efficient schedules for real-time systems.



Power Management


Dynamic Voltage Scaling



Energy in Processor

A non-experts understanding of CMOS


- Power consumption mainly by dynamic power



$$P_{\text{dynamic}} = C_L \cdot V_{\text{dd}}^2 \cdot f_{\text{clk}}$$

$$E_{\text{dynamic pr. cycle}} = C_L \cdot V_{\text{dd}}^2$$

- Supply voltage reduction => decreased frequency



$$f_{\text{clk}} \sim V_{\text{dd}}^{(\alpha-1)} \quad ; \alpha > 1$$

We may miss deadlines


Task Scheduling

utilization of CPU



$P(i), [E(i), L(i)], ..$: period or
 earliest/latest arrival or .. for T_i

$C(i)$: execution time for T_i



$D(i)$: deadline for T_i





Modeling Task




Modeling Scheduler



Modeling Queue




Schedulability = Safety Property




$A \Box \neg(\text{Task0.Error or Task1.Error or ...})$

Energy Optimal Scheduling

Using Priced Timed Automata




Energy Optimal Scheduling = *Optimal Infinite Path*



Value of path σ : $\text{val}(\sigma) = \lim_{n \rightarrow \infty} C_n / t_n$
 Optimal Schedule σ^* : $\text{val}(\sigma^*) = \inf_{\sigma} \text{val}(\sigma)$

Energy Optimal Scheduling = *Optimal Infinite Path*




THEOREM: σ^* is computable
Bouyer, Brinksma, Larsen '03

For path σ : $\text{val}(\sigma) = \lim_{n \rightarrow \infty} C_n / t_n$


Optimal Schedule σ^* : $\text{val}(\sigma^*) = \inf_{\sigma} \text{val}(\sigma)$

Approximate Optimal Schedule




$E[]$ (not Task0.Error or Task1.Error or Task2.Error)
and
($\text{cost} \geq M$ imply $\text{time} \geq N$)

=
 $E[] \phi(M, N)$



$\sigma \models [] \phi(M, N)$ imply $\text{val}(\sigma) \leq M/N$

Preliminary Results




$P_1 = D_1 = 32$ $C_1 = 6$
 $P_2 = D_2 = 48$ $C_2 = 18$
 $P_3 = D_3 = 64$ $C_3 = 12$

EDF w preemption no DVS: **avr.: 48**

Preliminary Results

Cost horizon: 2,000



$P_1 = D_1 = 32$ $C_1 = 6$
 $P_2 = D_2 = 48$ $C_2 = 18$
 $P_3 = D_3 = 64$ $C_3 = 12$

EDF w preemption w DVS: **avr.: 43.37**

Optimal Reconfiguration of FPGA

*Utilizing new features of UPPAAL 4.0
User-defined functions Types & Select*

Due to Jacob I. Rasmussen



BRICS

Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER


Field Programmable Gate Array

- Programmable logic device
- 2D or 1D layout
- Can mimic:
 - AND, OR, XOR, NOT gates
 - Simple flip-flops
 - etc.
- Dynamical reconfiguration



The Problem


- Dependency graph of tasks
 - space requirement
 - execution time
- 1D or 2D FPGA



The Problem


- Given a 1-dimensional FPGA with fixed size n and a number of interdependent tasks with individual space and processing requirements, find the schedule that minimizes the overall time.
- Schedule:** Collection of consistent tuples of the form:

(task_id, fpga_pos, start_time)



Example

space / time




time = 0



Example

space / time




time = 4



Example


space / time



time = 4




Example



time = 1



Example



time = 1



UPPAAL Model

```

const int FPGAlength = 10;
bool fpga[FPGAlength] = {0,0,0,0,0,0,0,0,0,0};
typedef int[0,FPGAlength-1] fpga_t;
  
```

```

const int TASKS = 4;
bool done[TASKS] = {0,0,0,0};
typedef int[0,TASKS-1] id_t;
  
```

```


const int psize[TASKS] = {2,2,4,3};
const int ptime[TASKS] = {5,2,4,2};
  
```

```

const bool deps[TASKS][TASKS] = {
  {0,0,0,0}, {0,0,0,0}, {0,0,0,0}, {0,1,0,0}};
  
```

UPPAAL Model

Template Task (**const** `id_t id`)



UPPAAL Model

```

bool check_deps(id_t id) {
  return forall(i : id_t) deps[id][i] ? done[i] : true;
}

```

```

bool check_availability(fpga_t place, int nb) {
  int i;
  for (i = place; i < place+nb; i++) {
    if (fpga[i])
      return false;
  }
  return true;
}

```

UPPAAL Model

```
void occupy_fpga(fpga_t place, int nb) {
  int i;
  for (i = 0; i < nb; i++) {
    fpga[place+i] = 1;
  }
}
```

```
void release_fpga(fpga_t place, int nb) {
  int i;
  for (i = 0; i < nb; i++) {
    fpga[place+i] = 0;
  }
}
```

Requirement specification:
E <> forall(i : id_t) done[i]



Memory Interface




BRICS
Basic Research
in Computer Science



CENTER FOR INDEJREDE SOFTWARE SYSTEMER

Memory Management

Radar Video Processing Subsystem



Advanced Noise Reduction Techniques




Coastal Surveillance




Airport Surveillance

9.170 GHz
9.438 GHz



Sweep Integration



Frequency Diversity

