

ARTIST2 - MOTIVES Trento - Italy, February 19-23, 2007

Modeling and Design of Heterogeneous Systems

Composition and Transformation of Heterogeneous Real-Time Systems

> Benoît Caillaud IRISA / INRIA-Rennes, France





- Models of Computation and Communication (MoCC)
- Two types of MoCC heterogeneity: Architectural heterogeneity & design flow heterogeneity
- Synchronous vs. asynchronous MoCCs
- Unifiying synchronous, time-triggered & losely timetriggered MoCCs: Introducing tag systems
- From an algebra of tags to tag machines
- The power of tag system: An analysis of communication by sampling in time-sensitive distributed systems





## Bibliography (1/2)

- [1] A. Benveniste, B. Caillaud, L. Carloni, P. Caspi, A. Sangiovanni-Vincentelli. Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA). In Proceedings of the Fourth ACM International Conference on Embedded Software, EMSOFT'04, Volume September, September 2004.
- [2] A. Benveniste, B. Caillaud, L. P, Carloni, A. L. Sangiovanni-Vincentelli. Tag Machines. In Proceedings of the fifth ACM International Conference on Embedded Software (Emsoft), Pages 255-263, Jersey City, NJ, USA, September 2005.
- [3] A. Benveniste, B. Caillaud, L. Carloni, P. Caspi, A. Sangiovanni-Vincentelli. Communication by Sampling in Time-Sensitive Distributed Systems. In Proceedings of the Sixth Annual ACM Conference on Embedded Software, EMSOFT'06, 2006.
- [4] S. A. Edwards, O. Tardieu. SHIM: A Deterministic Model for Heterogeneous Embedded Systems. In Proceedings of the ACM Conference on Embedded Software, EMSOFT'05. Jersey City, NJ, September 2005.
- [5] D. Potop-Butucaru, B. Caillaud, A. Benveniste. Concurrency in Synchronous Systems. Formal Methods in System Design, 28(2), March 2006.





## Bibliography (2/2)

[6] D. Potop-Butucaru, B. Caillaud. Correct-by-construction asynchronous implementation of modular synchronous specifications. In Proceedings of the Fifth International Conference on Application of Concurrency to System Design, ACSD 2005, 2005.



#### Heterogeneous architectures: automotive electronics



#### artirt

#### Heterogeneous models: design flow in automobile or aeronautics

- Systems modeling (UML, MDA,...SysML)
  - Loose model of computation & communication
- Matlab/Simulink/Stateflow
  - Continuous time basis
- Statemate, synchronous languages
- Late assembly of imported functions
  - Can be in C...
  - Depends on OS and execution infrastructure
  - Reuse models of deployment architecture (components)
    - CAN, ARINC, TTA,...











## How to blend heterogeneous models while "preserving semantics"?





# Classes of heterogeneous systems: SHIM programs [S. Edwards, Emsoft'05]

SHIM, a language proposed by S. Edwards for HW/SW integration:

P artirt

 "Rather than propose a completely new semantics for SHIM, I chose to integrate two well-known, well-established semantics: C-like imperative semantics for the SW portion of the design and RTL semantics for the HW"



# Classes of heterogeneous systems: SHIM programs

- SHIM, a language proposed by S. Edwards for HW/SW integration:
  - "A particularly glaring issue is that SHIM models are not easy to simulate. This is due to the models themselves: the two domains run asynchronously and while the HW is timed, the SW effectively is not, meaning that the behavior of the system may be nondeterministic or at least very difficult to predict without careful modeling of SW timing, such as by using an instruction-set simulator"





### Two simple questions

- How to keep control of the meaning of heterogeneous programs such as our SHIM example?
- 2. How to blend heterogeneous models while "preserving semantics"? We discuss first the GALS case







How to ensure that the two components do not behave in different ways difference when moving from synchrony to GALS?



## ortist

## Adaptors for GALS: informal discussion





How to ensure that the two components do not see the difference when moving from synchrony to GALS? Easy if known to be singleclocked: bananas ! (latency insensitive designs and many handshakebased asynchronous HW designs make use of bananas; handshake / adaptor)



# Adaptors for GALS: informal discussion



How to ensure that the two components do not see the difference when moving from synchrony to GALS? In general *bananas* can be many!



# Adaptors for GALS: informal discussion bananas ???

• In general bananas can be many!

• Naive solution: attach to each wire a boolean\_clock that is <u>present in each</u> <u>reaction</u> and tells you the presence/absence for the wire (cf. hardware); then, apply previous solution

• Poor if slow/fast communications between components, because all boolean clocks must be communicated at fastest pace

• This overhead has been identified by HW people: they perform heuristic post-processing to reduce the number of handshake protocols needed. Our approach makes this algebraic and systematic



#### Synchronous vs. asynchronous MoCCs: Outline

- Motivation: Asynchronous implementation of synchronous specifications
  - GALS architectures
  - Desired efficient implementation
- Formal model
  - Correctness
- Correctness criteria
  - Microstep weak endochrony
  - Microstep weak isochrony
- Conclusion



#### Synchrony, asynchrony, GALS

- Synchronous specification
  - Global logical clock  $\Rightarrow$  ease of specification & verification
  - Popular, efficient tools for system design (digital circuits, safetycritical systems)
- Distributed implementation
  - Distributed software, complex digital circuits (SoC/NoC), heterogeneous systems
  - Loosely-connected components (asynchronous FIFOs...)
- GALS architectures = good implementation model
  - Synchronous components, asynchronous communication
  - Problem: preserve semantic consistency between synchronous specification and GALS implementation



artist

#### What we want (1/2)

1. Take a modular synchronous specification





#### What we want (2/2)

P artirt

1. Take a modular synchronous specification



ortirt

#### Related work (1/2)

- Latency-insensitive systems
- Carloni & Sangiovanni-Vincentelli (1999)
- Goal: independence from communication delays
- Global synchrony: system speed = slowest component speed
- Endo/isochronous systems
- Benveniste, Caillaud, Le Guernic (1999)
  - Variation: Generalized latency-insensitive circuits (Singh, Theobald, 2003)
- Goals:
  - minimize communication
  - maximize concurrency, independence between system components
- Not compositional!



#### Previous work (2/2)

- Weak endo/isochronous systems
  - Potop, Caillaud, Benveniste (2004)
  - Goals:
    - further minimize communication by exploiting intra-component concurrency
    - Compositionality !
  - Synchronous Mazurkiewicz traces
  - Does not handle causality and communication deadlocks
- This work: microstep weak endo/isochronous systems
  - Goal: take into account causality and composition through read/write mechanisms



#### Approach presented

- Define a model such that:
  - Criteria (sufficient conditions) for the existence of delay-insensitive wrappers that preserve the semantics without adding new signals
  - Connecting through FIFOs the resulting components produces a semantics-preserving, deadlock-free GALS implementation
  - How to make given components satisfy the sufficient conditions?
    - Possible solutions:
      - 1. Encode (part of) the "absent" events (Carloni et al.)
      - 2. Add new signals
      - 3. Decide that none is necessary due to environment constraints
- Efficient sw/hw implementation
  - Sync./async. synthesis techniques, GALS-specific communication schemes, etc.



#### Microstep vs. Macrostep

2° artirt







## The model: basic definitions

2 artirt

• Generalized concurrent transition systems(GCTS)



artist

#### The model: I/O transition systems

- Point-to-point communication:
  - Broad/Multicast can be simulated...
  - Communication channels: c = (!c,?c)  $D_{!c}=D_{?c}=D_{c}$
  - Dissociate emission from reception!
- Logical (local) clocks:  $\tau \tau_1$ ... of domain D<sub>clk</sub>={T}
- I/O transition system:



#### The model: synchronous systems

Synchronous system:  $\Sigma = (S, S_0, V, \tau, \rightarrow)$ , I/O transition system, 1-clock, s.t.:



artirt

🛹 artirt

#### The model : composition

• Synchronous 1-place register:



• Synchronous composition (on clock  $\tau$  ) :

 $\Sigma_1 | \Sigma_2 = \Sigma_1[\tau_1/\tau] \times \Sigma_2[\tau_2/\tau] \times \mathsf{SFIFO}(\mathsf{c}_1, \tau) \times \ldots \times \mathsf{SFIFO}(\mathsf{c}_\mathsf{n}, \tau)$ 

Asynchronous FIFO:



for all  $x_1, \dots, x_n, x_{n+1} \in D_c$ 

Asynchronous composition:

 $\Sigma_1 || \Sigma_2 = \Sigma_1 \times \Sigma_2 \times AFIFO(c_1) \times ... \times AFIFO(c_n)$ 



## ortist

#### The model : composition







P artirt

Preserving semantics  $\Sigma_1 \Sigma_2 \equiv \Sigma_1 | \Sigma_2$ 



two conditions required

weak endochrony: reconstruct reactions from asynch envir<sup>t</sup>, *up to concurrency* 

causal correctness (isochrony): ensure that composition is nonblocking

weak endochrony: reconstruct reactions from asynch envir<sup>t</sup>, *up to concurrency* 









Some notations:

 $\begin{aligned} &|A=1; \tau_1; ?A=1; \tau_2; !C=3; \sim !A=1 ?A=1; \tau_1 \tau_2; !C=3; \tau_2; \\ &|A=1; \tau_1; \tau_2; !C=3; \leq !A=1 ?A=1; \tau_1 \tau_2; !C=3; \tau_2; \end{aligned}$ 

• Formal correctness criterion

 $\Sigma_1 || ... || \Sigma_n$  is correct w.r.t.  $\Sigma_1 |... |\Sigma_n$  if

for all  $s \in RSS(\Sigma_1|...|\Sigma_n)$  and all  $\phi \in Traces_{\Sigma_1||...||\Sigma_n}(s)$ 

there exist  $\alpha \in \text{Traces}_{\Sigma 1 || \dots || \Sigma n}(s)$  and  $\beta \in \text{Traces}_{\Sigma 1 |\dots |\Sigma n}(s)$ 

such that  $\phi \leq \alpha$  and  $\alpha \sim \beta$ 

Intuition: every trace of  $\Sigma_1 || ... || \Sigma_n$  can be completed to one that is equivalent to a synchronous trace





#### Microstep weak endochrony

- Compositional delay-insensitivity criterion (signal absence information is not needed)
- Axioms (part 1):
  - A1: Determinism
  - A2: In every state, non-clock transitions sharing no common variable are independent









#### Microstep weak endochrony

Axioms (continued):

- A1: Determinism
- A2: In every state, non-clock transitions sharing no common variable are independent
- A3: Non-contradictory reactions can be united



ortist

Example (1/3)







#### Example (2/3)







Example (3/3)





#### **Partirt**

artirt

Example (1/1)

#### Weak non-blocking property

Weak non-blocking

$$\begin{split} &\Sigma_1, \dots, \Sigma_n \text{ are weakly non-blocking iff} \\ &\text{for all } s \in RSS(\Sigma_1 | \dots | \Sigma_n) \text{ and all } \varphi \in \text{Traces}_{\Sigma1 | \dots | \Sigma n}(s) \\ &\text{maximal and containing no clock transition, there exists} \\ &\alpha \in \text{Traces}_{\Sigma1 | \dots | \Sigma n}(s) \text{ non-void such that} \\ &\alpha \leqslant \ \varphi \text{ and } \alpha; \tau \in \text{Traces}_{\Sigma1 | \dots | \Sigma n}(s) \end{split}$$

#### Semantics preservation criterion

$$\begin{split} I\varphi \ \Sigma_1, \dots, \Sigma_n \ \text{are weak non-blocking and weak} \\ \text{endochronous, then } \Sigma_1 || \dots || \Sigma_n \ \text{is correct w.r.t. } \Sigma_1 | \dots |\Sigma_n \end{split}$$





Informatio

P artirt

#### Example (1/2)







#### artirt

#### Conclusion

- Decidable criteria for GALS implementation of synchronous specifications
  - Covers causality and read/write communication
  - Compositionality, concurrency
- . Future: Synthesis
  - Make synchronous automata weakly endo/isochronous. Optimality issues.
  - Heuristics for actual synchronous languages and specifications. Scaling issues (large specifications).
  - GALS circuits using asynchronous logic
  - Deal with mode changing latency
- What about timed models ?





## Outline

- Tags, Tagged systems, and their ||, using drawings
- Some formalization
- Theorems and their use for LTTA



ortirt.

Heterogeneous Systems as tagged systems with tag set as parameter [Emsoft'03]









Information Society







Heterogeneous parallel composition: tags to model causalities



unify values, combine TAGS componentwise with max : ((U:1),(U:3)) à (U:3)



Heterogeneous parallel composition: composite tags to combine features



2° artirt

identify values, identify reaction indices, combines dates with max, combines causality indices with max componentwise





- (More is conjectured: hybrid automata, probabilities)
- ... and their combination
- Desynchronizing ⇔ erasing (part of) tags





## Outline

- Motivation
- Tags, Tagged systems, and their ||, using drawings
- Some formalization
- Theorems and their use for LTTA



artirt

Heterogeneous parallel composition: ingredients (1)

## $( \ \mathcal{T}, \leq, \sqcup )$

(tag set, p.o., unification function)

 $\Box$  : partial function, consistent with  $\leq$ 

- Examples for  $\Box$  :
- ${}^{\textcircled{s}}$  unifiable iff equal:  $(\tau,\!\tau)\to\tau$



2° artirt

Heterogeneous parallel composition: ingredients (2)

## $\textbf{P_1}_{\rho_1} \parallel_{\rho_2} \textbf{P_2}$

tag morphism  $\rho: \mathcal{T} \longrightarrow \mathcal{T}$ 'consistent with  $\leq, \sqcup$ 







ortist

Heterogeneous architectures: graphical notation







## Outline

- Motivation
- Tags, Tagged systems, and their ||, using drawings
- Some formalization
- Theorems and their use for LTTA



This architecture is semantics preserving if:

(i)  $(\mathbf{P}_i)_{\mathcal{S}}$  is in bijection with  $\mathbf{P}_i$ 

(ii)  $(\mathbf{P}_1 \| \mathbf{P}_2)_{\mathcal{S}} = (\mathbf{P}_1)_{\mathcal{S}} \| (\mathbf{P}_2)_{\mathcal{S}}$ 



## Heterogeneous parallel composition: "archi/appli separation" theorem 2



This architecture is semantics preserving if:

🖉 artirt

- **1. bus** is in bijection with  $(\mathbf{bus})_{\mathcal{S}}$ , and  $(\mathbf{bus})_{\mathcal{S}} = \mathbf{Id}$ , where  $\mathcal{T} \rightarrow \mathbf{S} \leftarrow \mathcal{T}_{\mathbf{bus}}$
- 2.  $\mathbf{P} \parallel_{\mathcal{S}} \mathbf{Q}$  is semantics preserving



#### Endochrony & Isochrony (GALS), effective properties [BenvCaillaud2000, CaillaudPotop2004]

- A process P is endochronous when at each state the presence/absence of each variable can be inferred incrementally from the values carried by present input variables and state variables.
- Two processes P1,P2 are isochronous when at each state if each pair of shared variables that are present in both P1,P2 have the same value then all the shared variable are either present with the same value or absent
- Endochrony and isochrony are expressed in terms of transition-relations (not infinite behaviors)
  - They can be model-checked
  - They can be synthesized: for a given process P wrapper processes can be derived and composed with P to guarantee each property; wrappers provide "cheap additional signalling"

↗]√|≈



2° artirt

Applying theorems 2 and then 1 validates LTTA



### **Conclusion and perspectives**

- Functional and non-functional aspects jointly handled, at both component- and system-level
- Design space involves both functions and execution infrastructure
- With heterogeneous and flexible Models of Computation and Communication (MoCC)
- Tag systems provide the needed algebraic framework to develop ad-hoc mathematical framework for semantic based architecture analysis and synthesis

