




AADL Application modeling with MARTE

Madeleine Faugère, Timothée Bourdeau – THALES Research and Technology
Robert de Simone – INRIA
Sébastien Gérard – CEA List

- Architecture Analysis and Design Language ([SAE Standard AS-5506](#) , Nov 2004)
- Synchronous data flow applications modeling
- Architecture Description
 - Specific layer in the developpement life cycle
- Implicit execution platform model
 - AADL execution platform model based on specific thread execution automata
 - Applications and platform execution semantics have to be in line
- Non-functional properties comes as a model decoration
 - A better model integration would improve end-users application modeling understanding
- Existing open source and commercial tools
 - TopCased, Cheddar, aDes, OSATE, Ocarina, STOUD....



This document and any data included are the property of Thales. They cannot be reproduced, disclosed or used without Thales' prior written approval.
©THALES 2005. Template tricen version 1.02




- A Unified Modeling Language for RTE Systems
 - Too much specific Real-Time and Embedded approaches, RTE languages, different tools
- Relationships with generic OMG standards
 - Profile for UML 2
 - All UML 2 can load the profile and can design application with MARTE
 - The UML profile for Systems Engineering: SysML
 - Design & Analyse RTE systems
 - Replace UML profile for SPT
 - Integrate issues coming from the SPT
 - Use OCL2 and MOF2 QVT where needed
 - Align with the MDA approach (Model transformations ...)
- Align with almost RT/E specific OMG standards
 - The UML profile for Modeling QoS and FT Characteristics and Mechanisms
 - The UML profile for SoC
 - The Real-Time CORBA profile & UML profile for CCM/LwCCM




MARTE overview

This document and any data included are the property of Thales. They cannot be reproduced, disclosed or used without Thales' prior written approval.
©THALES 2005. Template tricen version 1.02




- Generic for Real time Embedded System applications modeling and analysis
- Architecture Description
 - Address early design stages
- Complementary and consistent view make the model more understandable
 - time properties, performance, scheduling features,...
 - platform execution model can be explicitly modelized
- Full integration of non-functional properties in the model
- Young standard
 - Tool chain in developpement




AADL application modeling with MARTE

■ AADL – MARTE Bridge benefits

- MARTE will provide AADL users with
 - early design capabilities
 - enhanced modeling capabilities through consistent views
 - rich modeling information
- AADL will provide integrated validation tool suites for synchronous data flows based applications design with MARTE



AADL Profil presentation and usage



- Most AADL concepts can be represented using UML and MARTE Core concepts

- HRM for Hardware components → HRM packages

- Software components → SRM packages

- Bindings → Alloc packages (issued from SysML)



- Flow ports and associated features → GCM packages (issued from SysML)

- Aadl properties → NFP and Marte libraries

- Subcomponents → UML Parts

- Port Connections → UML delegation connectors between ports

- Parameter connections → Object Flows on activity diagrams

- Flow specification → UML Object flows between UML Object Pins

- Modes → UML state machines and collaboration diagram




AADL Software components in MARTE

AADL	MARTE
Data Type	<i>UML::DataType</i>
Thread	<i>MARTE::Sw_SchedulableResource</i>
Thread Group	<i>MARTE::Sw_SchedulableResource_group</i>
Process	<i>MARTE::MemoryPartition</i>


AADL Execution Platform Components in MARTE

AADL	MARTE
Processor (Abstraction of HW + associated SW)	<i>MARTE::Hw_Processor</i> (<i>ASICs, GPPs, DSPs, FPGAs</i>)
Memory (code + data)	<i>MARTE::Hw_Memory</i> (<i>RAM, ROM, Drive...</i>)
Bus (HW channel + communication protocols)	<i>MARTE::Hw_Bus</i> (<i>CAN, I2C, SPI, USB, PCI...</i>)
Device (Input/Output)	<i>MARTE::Hw_Device</i> (<i>I/O, Power supply, Cooling...</i>)
System (composite HW/SW component)	<i>UML4SysML::Block</i>



UML
MARTE

Component Declaration / implementation




→ Use of UML Extension and Generalization mechanism

```

system implementation a_client.impl
subcomponents
the_processor : processor a_client_processor;
the_process : process a_client_process;
properties
Actual_Processor_Binding => reference the_processor
applies to the_process;
end a_client.impl;

```



→ Marte allocation between software and hardware components




Process and contained subcomponents




process implementation control_processing.speed_control
subcomponents

```
control_input : thread control_in.input_processing;  
control_output : thread control_out.output_processing;  
control_thread_group : thread group control_threads.control_thread_set;  
set_point_data : data set_point_data_type;  
end control_processing.speed_control
```



→ Subcomponents are modeled as UML Parts

Required data/bus acces




processor powerPC

Features

```
MemBus : requires bus access Memory_Bus;  
Dev_Bus : requires bus access Device_Bus
```

```
End PowerPC;
```

```
bus Memory_Bus  
end Memory_Bus;
```



UML
MARTE

→ bus and data components may provide internal data/service access via an UML Interface

17/07/2007

12

Ports and Port connections


```

thread read_data
features
    in_data : in data port data1;
    out_data : out data port data1;
end read_data;

thread basic_control
features
    in_data : in data port data2;
    out_data : out data port data2;
end basic_control;


process implementation control_speed.impl
subcomponents
    read_data : thread read_data;
    control : thread basic_control;
connections
delayed_C1 : data port read_data.out_data ->> control.in_data;
properties
    Period => 50ms;
end control_speed.impl

```




- ➔ Ports are represented by SysML flow Ports
- ➔ Port connections are represented by delegation connectors

Subprogram Calls




```
thread implementation my_thread.impl
calls {
    first_subpgr : subprogram my_subprogram;
    second_subpgr : subprogram my_second_subprogram;
}
end my_thread.impl;
```



17/07/2007

Subprogram are represented as Operation, and calls through UML Messages on sequence diagrams






AADL



Flight simulator: a dynamic re-configuration thought mode switching

Modes in UML


This document and any data included are the property of Thales. They cannot be reproduced, disclosed or used without Thales' prior written approval.
©THALES 2005. Template tricen version 1.02






UML
MARTE



Mode transition modeled by an UML state machine



Different mode configuration through Collaboration diagrams



```
Length_Unit : type units ( mm, cm => mm
* 10, m => cm * 100, km => m * 1000 );

OnOff : type aadlboolean;

Speed_Range : type range of aadlreal 0
.. 250 units ( kph );

mass_t: type aadlreal units mass_u;
```

mass_u: type units (g, kg => g*1000, t => kg*1000);

```
Wheel_speed: aadlinteger 0 rpm .. 5000
rpm units ( rpm ) applies to (system);

allowed_mass: mass_range_t applies to
memory, processor, bus, device, system);

actual_mass: mass_t applies to (memory,
processor, bus, device, system);
```



- First AADL – MARTE alignment based on AADL constructs and features and MARTE artifacts
- A MARTE2AADL code generator has been developed (Thales RT)

- Future work
 - AADL Profile will be extended by explicit AADL properties modelization