The AADL behavior annex - experiments and roadmap

R. B. França¹ J-P. Bodeveix¹ M. Filali¹ J-F. Rolland¹ D. Chemouil² D. Thomas³

¹Institut de Recherche en Informatique de Toulouse Université Paul Sabatier Équipe ACADIE

²Centre National d'Études Spatiales

³EADS Astrium Satellites

UML&AADL 2007





- Context
- Extension of the annex
- 3 Conclusion



- Context
- Extension of the annex
- 3 Conclusion





The ArchiDyn study

Goals:

- Describe a complete flight software in AADL
- Integration of AADL in an existing process
- Identification of architectural patterns
- Evaluation of the language (AADL + behavioral annex)



Conclusion of this study

Concerning the 2006 version of the behavioral annex:

- the annex is too simple, we needed:
 - composite states
 - concurrent states
 - Multiples synchronizations
 - a more precise definition of communication timings



The behavioral annex

- A simple state-transition system
- Describe the behavior of thread and subprograms
- Actions can read and/or write ports
- Start in an initial state and end in a complete state
- Complete state is the starting state for the next dispatch
- Perform (eventually remote) procedure calls



Example

```
thread AVB_HDLR
features
  timer: in event port;
  int_it: in event port;
  eof_it: in event port;
  aocs_ack: out event port;
  dor_ack: out event port;
properties
  Dispatch_Protocol => Sporadic;
  Period => 10ms;
end AVB_HDLR;
```

```
thread implementation AVB_HDLR.i annex behavior_specification \{** states s0: initial complete state; s1, s2, s3: complete state; transitions s0 - [ timer?]\rightarrow s1; s1 - [ int_it?]\rightarrow s2  {aocs_ack!;}; s2 - [ int_it?]\rightarrow s3  {dor_ack!;}; s3 - [ eof_it?]\rightarrow s0; **}; end AVB HDLR.i;
```



Evolution of the AADL behavior annex

- Context
- Extension of the annex
- 3 Conclusion



Composites states

- Refinement of AADL modes
- Hierarchical automata

```
system implementation ACCS_FUNCTION.No modes

IDLE: initial mode; ASH_MODE: mode;
NM_MODE: mode; COM_MODE: mode;
annex behavior_specification {**
mode transitions

IDLE -{ TC.ASH_REQ?}→ASH_MODE;
NM_MODE -{ TC.OCM_REQ?}→OOM_MODE;
ASH_MODE, COM_MODE -{ TC.NM_REQ?}→
NM_MODE:
```

```
composite mode ASH_MODE
states
STAB: initial state;
STRAP, SLO: state;
transitions
STAB —[on Bdot_Control_Law_Converged]→
STRAP;
STRAP —[on Sun_Presence]→SLO;
SLO —[on Sun_Presence = false]→
STRAP;
end ASH_MODE;
...
**};
end AOCS_FUNCTION.NO;
```



Concurrent states


- Introduce logical parallelism
- No run-time threads
- Reduction of the number of states



Concurrent state - example

```
thread avb_bus
                                      composite state st1
features
                                        states
  int it: out event port;
                                          t1: initial exit state:
  eof it: out event port;
                                        transitions
                                         t1i - \rightarrow t1i\{delay(38ms); int it!;
properties
                                      end t1:
  Dispatch Protocol => Periodic:
  Period => 125ms;
                                      composite state st2
end avb bus;
                                        states
                                          t2: initial exit state:
thread implementation avb bus.i
                                        transitions
annex behavior specification {**
                                         t2i - \downarrow t2i \{ delay(79ms); int it! \}
                                      end t2:
states
  s0: initial concurrent state;
                                     end s0:
  s1: complete join state;
transitions
                                     **};
  s0 - \longrightarrow s1;
                                     end avb bus.i;
concurrent state s0
```

Concurrent state - example





Multiple Synchronizations

- Dispatch on reception of multiple signals
- Dispatch on timer
- Supported by several OS

```
thread implementation PL_CYC.i
annex behavior_specification {**
states
    RQ: initial state;
    wait_PLB, ACC, DA: complete state;
transitions
    RQ -[ start?]→ wait_PLB { computation(2ms); };
    wait_PLB -[ PLB_ACK?]→ ACC { computation(4ms); };
    ACC -[ PF_END? & AOCS_END?]→ DA { ... };

**};
end PL_CYC.i;
```



Evolution of the AADL behavior annex

Requested extension to AADL

- Modification of the dispatch mechanism
 - Dispatch condition expressed as a boolean function on ports
 - Bounded wait (support for timeout)
- More precise support for communication timing:
 - Date of emission or reception



Example

```
thread implementation PL_CYC.i annex behavior_specification \{** states RQ: initial complete state; s1, s2: state; transitions RQ -[ start?] \rightarrow s1 { computation(2ms); sync1!}; s1 -[ ]\rightarrow s2 { computation(4ms); sync2!}; s2 -[]\rightarrow RQ { sync3!}; end PL CYC.i;
```



- Context
- Extension of the annex
- 3 Conclusion



Conclusion

- Extension of the behavioral annex (concurrent and hierarchic states)
- Proposition of extension for AADL
- Integration of a static analyzer in Topcased
- Perspectives
 - How to implement the "delay" with AADL constructions
 - Define simplification for hierarchical and concurrent states
 - Formalize the link between AADL and the behavioral annex



Evolution of the AADL behavior annex

Ongoing work around AADL

Formal semantics of the AADL execution model in TLA+

- TLA+: a formal language based on set theory and temporal logic
- We consider a subset of AADL (Threads, Data, Ports, Shared variables)
- Model checking using TLC



Ongoing work around AADL

- A mapping to Real-Time Java
 - Implementation of the execution model in RTSJ
 - Based on the semantics defined in TLA
- AADL to Fiacre
 - Intermediate language for model checking purpose
 - Synchronous communication
 - Timed transition systems semantics
 - Hierarchical components

