IST-004527 ARTIST2
Network of Excellence
on Embedded Systems Design

Cluster Progress Report for Year 4

Cluster:
Execution Platforms

Cluster Leader:

Prof. Jan Madsen (DTU Informatics)
http://www.imm.dtu.dk

Policy Objective (abstract)

This topic is strongly linked to the compilation and implementation of embedded systems. For a given application, it is important to have the technology, methods and tools to make rational choices about the platform and the design used, before proceeding to final implementation. Research in Execution Platforms targets the development of the theoretical and practical tools for modelling the dynamic behaviour of application software for a given platform. This is a new area of research, which will allow greater flexibility in designing optimal embedded systems.

Table of Contents

1. Overview

In relation to the ARTIST2 network, it is the overall goal of the topic on execution platforms to extend the current state in composability towards issues like modeling of non-functional constraints, power and energy, end-to-end real-time behavior, timing and performance analysis and heterogeneous models of computation.

One of the most critical issues to be faced in the research on execution platform is their rapidly growing complexity. Complexity increase is pushed by Moore's law, and by the ever-increasing demand for high performance computing. In addition, the boundaries between hardware and software domains are getting more blurred (dynamically re-configurable hardware, adaptable embedded systems, breakthrough in power consumption and performance) and challenging questions are at the border (trade-offs in mapping applications to hardware and software components, re-configurable hardware, WCET, performance of distributed computer and communication systems).

The cluster attempts to combine the diverse knowledge and to integrate different approaches approaches in the area of execution platforms for embedded systems available in Europe and beyond.

1.1 High-Level Objectives

The workplan of the platform can be partitioned into System Modelling Infrastructure, Communication-Centric Systems, Low-Power Design and Resource-Aware Design.

1.1.1 System Modelling Infrastructure

The aim is to provide a scalable and realistic modelling platform which is abstract enough to provide complete system representations and some form of functional models even for billion-transistor future systems, while at the same time providing the needed flexibility for modelling a number of different embodiments (e.g. multi-processors, homogeneous and heterogeneous, reconfigurable, etc.).

In year 1 the focus was on assessing the state-of-the-art within the two different modelling approaches, simulation- and formal-based. In year 2 the integration within simulation- and formal-based modelling were further researched and in particular modelling extensions which allow combinations of simulation- and formal-based modelling approaches were investigated. The focus for year 3 (covered in the “next 18 months” section from year 2) was to extend the simulation-based modeling to address issues of dynamically reconfigurable architectures, distributed embedded systems, and lab-on-a-chip, and to consolidate the the integration between the simulation models of Bologna and DTU. For the formal-based modeling the focus was on model integration, using timed automata models, and to extend current models to address and encompas more hardware issues.

The objectives of the last year have been; to continue the effort on models for the analysis and optimization of fault tolerant embedded systems, which were started in year 3; to extend and combine the formal-based modelling approaches and to incorporate more hardware details in order to efficiently cover multiprocessor SoC architectures; and to use the simulation environment for distributed embedded systems to experiment with realistic cases as well as validating the pessimism of bounds guaranteed by the formal approaches.

These objectives have all been achieved in joint efforts between the partners, resulting in 13 joint publications. TUBS has continued and extended the semantic model of SymTA/S to efficiently cover MPSoC architectures and to further investigate challenging timing issues in multiprocessor systems. The work on models for the analysis and optimization of fault-tolerant

embedded systems by LiU and DTU has been continued and further extended to capture fine-grained combinations of several fault-tolerance techniques. DTU has continued the work on formalizing the ARTS model using timed automata based on UPPAAL, and in particular, to refine the formal model to address modeling and verification issues closer to the hardware layer of the execution platform. ETHZ has together with NUS combined the Modular Performance Analysis (MPA) with timed automata based evaluation methods. DTU has extended the work reconfigurable architectures, which were initiated in collaboration with IMEC, by extending the simulation-based ARTS model towards handling dynamically reconfigurable architectures, and in particular, to study different run-time resource management strategies. LiU has done several experimental evaluations of their simulation environment for distributed embedded systems, and in particular, they have shown that the guaranteed bounds obtained through the formal methods are indeed not too pessimistic, i.e. validating that they are tight bounds. TUBS has investigated a realistic application by the École Polytechnique de Montréal on a platform model provided by STMicroelectronics, through this example they were able to benchmark their analysis approach in SymTA/S, showing that the overestimate as compare to worst simulation values, were no more than 25%.

1.1.2 Communication-Centric Systems

The work aims at new best-case/worst-case models for hard real-time systems and at combined statistical and interval models for QoS applications in multi-media. These models will combine communication and computation, different models of computation, event models and scheduling policies.

In the first 12 month the state-of-the-art in models was assessed taking into consideration the particularities of various (quasi)standard communication protocols during system analysis and scheduling. In the second 18 months the modelling scope was extended to cover emerging hierarchical protocols such as FlexRay in the automotive domain, and to include the new aspect of fault tolerant systems.

In the first 12 month of the project, a report was produced unifying and relating the different approaches to communication-centric systems and low power design. In the second 18 month we coupled several tools to extend the analysis scope and accuracy. First, the power models for scheduling were extended, second the simulation platforms for communication centric systems, MPARM and ARTS, and third, MPA and SymTA/S, were integrated. Additionally, we started new activities towards fault tolerance in heterogeneous embedded systems, including multi-core systems.

The objectives of the last year have been met in joint efforts by the respective teams. LiU has provided methods for analysis and optimization of the fault tolerance in of distributed systems, and have provided concepts for predictable design of MpSoC architectures. Partners DTU and LiU have intensified their collaboration on efficiently increasing the reliability of the FlexRay communication protocol. The model coupling efforts by ETHZ, TUBS, and Unibo have continued and now contain state-based models. ETHZ and TUBS have provided fundamental research on the formal performance analysis models, with respect to complex communication patterns and cyclic application structures.

1.1.3 Low-Power Design

The high-level objectives are in two directions: strengthening integration and making inroads in effective techniques for system-level power optimization.

Strengthening integration: work will be performed aiming at defining abstractions and models suitable for very-high-level system power estimation, both for localized and distributed platforms. Example platforms will be used to drive the integration effort, in the domain of multi-processor-systems on chip (leveraging the MPARM infrastructure) and in the domain of

distributed sensor networks (leveraging the ARTS simulation model and the prototype sensor networks).

System-level power optimization: in this area, the interaction between resource allocation and scheduling and power optimization will be explored both for localized and distributed systems. Furthermore, the interplay between power and other cost metrics (reliability, performance) will be explored.

These objectives are actively pusued, and several milestones have been achieved leveraging the cooperation of the groups involved in the activity. More specifically: simulation-based power estimation, based on the MPARM infrastructure has been considerabily strengthened. Power models for interconnect fabrics and on-chip memories have been developed and extended to account for the characteristics of deep submicron technologies (leakage effects, variable voltage supply support). From the point of view of power-aware allocation and scheduling, significant progress has been made both in considering complex and realistic platform models (multi-core architectures, with variable frequency, shutdown support), and in the development of aggressive ostrategies to find optimal allocation and mappings of task-based parallel applications. Recently, also temperature-related effects have been taken into conisderation. The approaches have been extended to handle not only hard but also soft real-time systems. Innovative approaches to energy optimisation for wireless sensor networks have been developed.

1.1.4 Resource-Aware Design

The goal is to provide, through the integration of research activities of many participants a viable path for resource-aware software and hardware development. The final objective is toachieve integration of research activities in a concrete deliverable:

> A set of tools that can interact and work together and demonstrate the achievable optimizations on a particular hardware platform.

A methodology that enables the design of predictable embedded systems with a special focus on issues that cut several layers of abstraction, such as hardware and compiler design is to be found.

Significant progress toward reaching these objectives has been made, especially on the front of the integration between research infrastructures. In the fourth year the focus has been on tackling issues related to system complexity and to multiple design ojectives. Integration work on fault-tolerant Embedded Systems has been carried out by DTU and Linkoeping, while the issue of predictability in presence of efficiency constraints has been tackled both for single-processor architectures with complex memory systems (Bologna, Saarland, Dortmund), and for multi-processor architectures (Bologna, Linkoeping and Dortmund). Formal modeling and mapping of complex parallel applications onto multi-core platforms has also been a topic where significant integration efforts have been reported (Aachen, Bologna, ETHZ).

1.2 Industrial Sectors

1.2.1 Automotive Industry

The automotive industry is currently in a fast and spectacular evolution towards the intelligent, safe, environmental, interconnected, and economic car. Electronics is at the basis of most of this development. New features such as automatic intelligent parking assist, blind-spot information system, navigation computers with real-time traffic updates, car-to-car communication, not to mention electronically controlled brakes or electronic power steering, are out and running in most recent high-end cars. This development is going to continue with

new functionality being adopted not only in premium cars but also in the mass-market. Consequently, estimates are that up to 80% of the innovations are directly dependent on embedded systems. This, of course, comes at a cost. Automotive electronics, currently accounts for 22% of a vehicle's cost and is predicted to increase to 40% by 2010 (www.altera.com).

This evolution brings a series of challenges in all steps of the development cycle. How to specify and model such a complex system? There is a need for a component based modelling, analysis, and synthesis approach in which independently designed hardware and software components can safely be combined into a working system. How to achieve the ever increasing demand on functionality and safety, at an affordable cost? Modern automotive electronic systems are highly distributed networks with components interacting over various infrastructures. How to achieve a safe and predictable system at such a huge level of complexity and heterogeneity? A well defined methodology is needed for mapping the complex functionalities on predefined distributed automotive platforms. This assumes well defined standards, middleware layers, analysis tools, software generation tools, design exploration and optimisation approaches.

A recent trend in automotive is the application of multi-core components. In the powertrain domain, single core solutions have reached the restrictions in power and heat dissipation for the resource hungry applications, so multi-core is an option for obtaining more processing performance at less electrical energy. The second domain is body electronics, where the highest (and very cost efficient) software integration density is achieved, enabled by standardization such as AUTOSAR. Here, many European OEMs work towards a single high-performance central control module connected to very small “smart sensors/actuators” via cost efficient buses like LIN. This shall replace current practice with several CAN-connected ECUs. So, multi-core is an important issue for automotive that adds another level of topological complexity that is known from the system-on-chip (SOC) world for quite some time: shared memories, crossbar switches, on-chip communication and last not least shared resources in a multi-processor setting. This must be incorporated into the analysis as it has a vast impact on the schedules.

Due to ARTIST2 activities, (e.g. the ARTIST workshop “Beyon AUTOSAR” in Innsbruck) several technical meetings between TU Braunschweig and leading automotive suppliers in the AUTOSAR context held place. As a main topic it was discussed how compositional performance verification methods can be utilized in the automotive design process to facilitate the network integration problem. TU Braunschweig was invited to the SAE world congress 2007 in Detroit to present recent results in compositional performance verification. In addition, ESI continued its Artemis activities in this area, e.g. by working on the Artemis/Artemesia Research Agenda and Multi-Annual Strategic Plan together with OEMs and suppliers, e.g. Daimler, Fiat, Volvo, Infinion and others.

Mechatronic Industry

Traditionally, the development of mechatronic systems was a rather sequential process. First the mechanical part was designed, next the hardware infrastructure was fixed, and finally the embedded software was developed. Typically, this leads to many proplems at systems integration, because only then the interference of design decisions from the disciples became visible. To improve this process and to shorten the time-to-market, there is a clear trend towards concurrent engineering. To be able to detect problems earlier in the development cycle, there a strong need for high-level models allowing early analysis of system-level design decisions. Moreover, there is an increasing interest in the use of models to improve the early testing process; for instance, one would like to test the embedded software before its environment is available.

Concerning the execution platforms used, one can observe the need for a flexible process where one can easily switch between various solutions, such as the amount of distribution, the topology used, the communication infrastructure, and the operating system. Often in a first release of a high-tech system the execution platform is overdimensioned. For instance, one might choose a highly distributed architecture to avoid scheduling problems. In a later version, a strong cost reduction has to be achieved by combining more functionality on a single node. One major problem is to foresee at an early stage of the design whether a particular hardware platform is feasible for a given software system. Hence there is a strong need for methods that can help engineers to make a well-founded choice for an execution platform. This need arose already more than a decade ago for resource-constraint embedded applications, e.g. in the area of streaming multi-media. Techniques that were developed in this area are now being extended and adapted to deal with control-dominated high-tech applications as well.

An increasing interest in the application of model-driven design techniques can be observed. These techniques emphasize the explicit separation between the application logic and the execution platform and allow models to be analyzed and systemically refined through model transformations.

1.2.2 Information Technology

Microelectronic technology is continuing to grow according to Moore's law. However, the need for computation power in industry is growing even faster. This is the case with traditional areas such as technical/scientific computation, and, more recently, modern applications, for instance interactive multimedia, high bandwidth communication, or speech recognition. Many of these applications are running on mobile computer, which makes issues even more complicated: an unprecedented amount of computation power has to be delivered with very low energy consumption. So, instead of just running after high performance, industry is out after a good performance - energy product. These unprecedented performance/energy requirements cannot be achieved by further pushing processor technology along the traditional Pentium lines. New architectures are needed in which several lower performance (and less energy hungry) computation nodes are cooperating in order to globally achieve the expected performance. Modern MPSoC and NoC architectures are developed along these lines.

Another clear trend is towards reconfigurable architectures, in general, and configurable processors, in particular. The generic goal is to achieve a high degree of flexibility (traditionally available only with software implementation) at a power consumption which is much lower than achievable with a traditional software implementation using general purpose processors.

The emerging trend for multimedia applications on mobile terminals, combined with a decreasing time-to-market and a multitude of standards have created the need for flexible and scalable computing platforms that are capable of providing considerable (application specific) computational performance at a low cost and a low energy budget.

Hence, in recent years, the first multiprocessor System-on-Chip components have emerged (like e.g. TI OMAP, ST Nomadik, Philips Nexperia, IBM/Toshiba/Sonys CELL). These platforms contain multiple heterogeneous, flexible processing elements, a memory hierarchy and I/O components. All these components are linked to each other by a flexible on-chip interconnect structure. These architectures meet the performance needs of multimedia applications, while limiting the power consumption.

To effectively utilize these emerging technologies, new design methodologies are being developed. This includes application and architecture modelling, mapping but especially also design-space exploration techniques that aid in finding optimal trade-offs.

1.3 Main Research Trends

Many embedded system applications are implemented today using distributed architectures, consisting of several hardware nodes interconnected in a network. Each hardware node can consist of a processor, memory, interfaces to I/O and to the network. The networks are using specialized communication protocols, depending on the application area. For example, in the automotive electronics area communication protocols such as CAN, FlexRay and TTP are used. One important trend today is toward the integration of multiple cores on the same chip, hence embedded systems are not only distributed across multiple boards or chips, but also within the same chip.

As the complexity of the functionality increases, the way it is distributed has changed. If we take as an example the automotive applications, initially, each function was running on a dedicated hardware node, allowing the system integrators to purchase nodes implementing required functions from different vendors, and to integrate them into their system. Currently, number of such nodes has reached more than 100 in a high-end car, which can lead to large cost and performance penalties. Moreover, with the advent of poly-core (i.e. high cardinality multi-core) single-chip platforms, the effective number of processing nodes tends to grow in a "fractal" way, and future distributed systems with thousands of processing nodes are not a far away dream.

Not only the number of nodes has increased, but the resulting solutions based on dedicated hardware nodes do not use the available resources efficiently in order to reduce costs. For example, it should be possible to move functionality from one node to another node where there are enough resources (e.g., memory) available. Moreover, emerging functionality, such as brake-by-wire, is inherently distributed, and achieving an efficient fault-tolerant implementation is very difficult in the current setting.

Moreover, as the communications become a critical component, new protocols are needed that can cope with the high bandwidth and predictability required. The trend is towards hybrid communication protocols, such as the FlexRay protocol, which allows the sharing of the bus by event-driven and time-driven messages. Time-triggered protocols have the advantage of simplicity and predictability, while event-triggered protocols are flexible and have low cost. A hybrid communication protocol like FlexRay offers some of the advantages of both worlds. The need for scalable and predictable communication is not only a characteristic of automotive designs, but even multimedia and signal processing systems are increasingly communication dominated.

While computation and communication are clear targets, common consensus has been growing on the criticality of memory architecture and related memory management software challenges. Even predictable and efficient processors and communication fabrics are not sufficient to provide a predictable and efficient application level view of the platform if not adequately supported by a memory system.

The trend towards distributed architectures introduces a new challenge. A lot, if not most of the traditional software is sequential in nature. Major reason for this is that most modern programming languages are sequential and do not have adequate language-level concurrency support. Traditionally the timing performance of software increased as a result of the increase in clock speed of the individual processing cores. However, this free lunch is over because clock speeds have hardly increased since 2003. Multi-core and hyperthreading techniques are now used to boost platform performance. Modern compilers based on sequential programming languages are not able to sufficiently utilize these additional computational resources. New languages, techniques and tools are required that seamlessly match modern execution platforms, for instance by adequate application-level concurrency support. Although a number potential techniques already exist, getting more momentum in these directions is crucial to deal with future complexity and performance requirements.

With growing embedded system complexity more and more parts of a system are reused or supplied, often from external sources. These parts range from single hardware components or software processes to hardware-software (HW-SW) subsystems. They must cooperate and share resources with newly developed parts such that the design constraints are met. There are many software interface standards such as CORBA, COM or DCOM, to name just a few examples that are specifically designed for that task. Nevertheless in practice, software integration is not a solved but a growing problem. This is especially true when performance and energy efficiency can be achieved only if a sufficient degree of parallelism in application execution is achieved.

New design optimization tools are needed to handle the increasing complexity of such systems, and their competing requirements in terms of performance, reliability, low power consumption, cost, time-to-market, etc. As the complexity of the systems continues to increase, the development time lengthens dramatically, and the manufacturing costs become prohibitively high. To cope with this complexity, it is necessary to reuse as much as possible at all levels of the design process, and to work at higher and higher abstraction levels, not only for specification of overall system functionality, but also for supporting communication among a number of parallel executing nodes.

One of the most significant achievements in the cultural landscape of low-power embedded systems design is the consensus on the strategic role of power management technology. It is now widely acknowledged that resource usage in embedded system platforms depends on application workload characteristics, desired quality of service and environmental conditions. System workload is highly non-stationary due to the heterogeneous nature of information content. Quality of service depends on user requirements, which may change over time. In addition, both can be affected by environmental conditions such as network congestion and wireless link quality.

Power management is viewed as a strategic technology both for integrated and distributed embedded systems. In the first area, the trend is toward supporting power management in multi-core architectures, with a large number of power-manageable resources. Silicon technology is rapidly evolving to provide an increased level of control of-on chip power resources. Technologies such as multiple power distribution regions, multiple power-gating circuits for partial shutdown, multiple variable-voltage supply circuits are now commonplace. The challenge now is how to allocate and distribute workload in an energy efficient fashion over multiple cores executing in parallel. Also, one open issue is how to cope with the increasing amount of leakage in nanometer technologies, which tends to over-emphasize the cost of inactive logic, unless it can be set in a low-power idle state (which in many cases implies storage losses and high wakeup cost).

In the area of distributed low-power systems, wireless sensor networks are the key technology drivers, given their tightly power constrained nature. One important trend in this area is toward “battery free” operation. This can be achieved through energy storage devices (e.g. super-capacitors) coupled with additional devices capable of harversting energy from environmental sources (e.g. solar energy, vibrational energy). Battery-free operation requires carefully balancing harvested energy and stored energy agains the energy consumed by the system, in a compromise between quality of service and sustainable lifetime.

The concept of Multiprocessors-on-a-chip (MPSoC) has been discussed since some years but it appears that recently, the area has gained much more interest. In terms of industrial support, an increasing number of companies are active in the design of corresponding architectures as well as introducing the first products in the market. Whereas there are major breakthroughs in terms of new hardware architectures, corresponding programming environment are still at their infancy. In particular, ease of application specification, scalability, predictability of the overall system, parallelization, low power operation, efficiency and support of legacy code are just some of the main problems the community is facing.

2. State of the Integration in Europe

2.1 Brief State of the Art

2.1.1 Communication-Centric Systems

With growing embedded system complexity more and more parts of a system are reused or supplied, often from external sources. These parts range from single hardware components or software processes to hardware-software (HW-SW) subsystems. They must cooperate and share resources with newly developed parts such that the design constraints are met. There are many software interface standards such as CORBA, COM or DCOM, to name just a few examples that are specifically designed for that task. Nevertheless in practice, software integration is not a solved but a growing problem. In a recent interview with the German weekly Magazine “Der Spiegel”, Jürgen Schrempp (DER SPIEGEL 14/2005, 02.04.2005), CEO DaimlerChrysler, has explained that systems integration was a key problem in the recent series of call backs of Mercedes cars.

Software and communication layers together with interface standards increase software portability but they do not yet solve some of the key embedded systems challenges, (1) integration verification and (2) the control of performance and other not functional constraints, such as power consumption or dependability. Integration verification is a general systems design problem that deserves much attention but is not the focus of the activity. Performance problems originate in the fact that platform components have limited performance and memory resources. Sharing resources introduces additional, not functional dependencies. Such dependencies slow down communication or processing and increase event jitter potentially leading to buffer over- or underflows and lost messages or system failures. Such failures are difficult to identify, because many of them appear as timing anomalies that are not discovered using the typical component test patterns.

There are several approaches to cope with large systems integration. Frequently, designers use simulation or test and add some design rules of thumb for uncovered cases. An example is to limit the load on a prioritized bus to 30 or 60% of the maximum bus load. This rule has a realistic formal background and can be backed by a proof by Liu and Layland for periodic systems that hold under certain circumstances on a single processor or bus. However, these approaches do not apply to multi-hop networked systems.

A more general approach is a conservative design style that decouples the integrated components and subsystems by assigning them a fixed share of the resources. This sharing uses a TDMA technique (Time Division Multiple Access) where fixed time slots are assigned to processes or communication. Unlike round-robin scheduling, unused time slots stay empty avoiding possible buffer overflow due to extra resource shares that speed up processing or communication. In essence, TDMA reaches a complete decoupling at the cost of sub optimal resource, and possibly energy, utilization. The TDMA technique can be extended all the way to software development, where the elegantly simple mathematical formulation describing TDMA performance can be used for a system wide performance analysis and control, such as in the Giotto tool of UC Berkeley.

Such a conservative design style is typical for the aircraft industry which uses bus protocols such as TTP. TTP has additional synchronization functions that support fault detection and fault tolerance. Recently, TTP has also been introduced to the automotive mass market where it shall replace the fixed priority CAN bus in the mid term. Audi is considering TTP as their future automotive bus standard while the majority of automotive companies have committed to FlexRay which uses a TDMA protocol as a basis and runs a dynamic “mini slot” protocol in one

of the time slots. This hierarchy offers the rigorous conservative design style for part of the automotive functions and a dynamic schedule with higher resource utilization but complex non functional dependencies for other functions that are less time critical. The practical impact of the relatively complex FlexRay protocol will be seen soon when the first automotive system developments will use this bus. But even when commercial tools for FlexRay will be available in the future, they will fall short in evaluating general multi-hop networks as they appear today, from automotive to MpSoC.

Another approach is formal timing analysis. The scheduling effects of fixed priority scheduling, such as used for CAN buses, are well understood and formal analysis has found its way into commercial tools, such as the Volcano software and tool set. For a while, these techniques were sufficient for fixed priority scheduling approaches used in many of the bus protocols and real-time operating systems. With the advent of more complex networks including bridges, “local” analysis techniques that look at a single bus or processor only are not sufficient any more. This development can be observed from distributed real-time systems down to the level of an individual chip where several different buses are combined today. On the chip-level, the problem is even more complicated due to the introduction of caches (see roadmap). At the same time, the individual bus protocol becomes more complicated as visible in the transition from the CAN to the FlexRay protocol. Hence, embedded real-time system design is approaching a new level of complexity for which the current tools and formalisms are not appropriate any more.

There are proposals combining few different scheduling strategies, e.g. RMS on a processor and TDMA on the bus. These are called holistic approaches and were introduced by Tindell. A very good recent example that shows the power of this „holistic“ approach is the work in ARTIST NoE by the group of Eles. This work covers many different scheduling techniques and can be considered as defining the state of the art in holistic analysis. Other work by Palencia and Harbor, again in ARTIST, is leading in holistic analysis of systems with task dependencies. In general, it appears more efficient to identify solutions that encompass the whole system than to consider local scheduling individually.

On the other hand, there is an apparent scalability problem when considering the huge number of potential subsystem combinations that require adapted holistic scheduling. An alternative is a modular analysis technique that combines local analysis of individual components using event models as interfaces. Local analysis and event model propagation are iterated for a global analysis. ARTIST is the center of gravity for the development of this composition technique with the two cooperating groups from ETH Zürich and TU Braunschweig working on different versions of this approach.

Better modeling, analysis, and optimization are only part of the solution to master communication-centric systems. Networked systems based on the extension of conventional communication networks suffer from increasingly complex and decreasingly predictable real-time behavior. Therefore, the second focus of this ARTIST 2 activity is the development of new predictable and scalable networks with an emphasis on networks-on-chip. This is the interest of DTU and University of Bologna.

Recently, there has been a substantial interest in the area of massively distributed embedded systems that are used for communication, sensing and actuating. These sensor networks appear in many different application domains such as environmental monitoring, disaster management, distributed large scale control, building automation, elderly care and logistics. This quickly emerging research area is closely related to the subjects of the cluster on execution platforms. In particular, we are faced with resource constraints in terms of power and energy, computing, memory and communication. In addition, some of the potential application areas are characterized by (hard) real-time requirements. The necessary design and analysis methods clearly ask for an integrated view of the whole distributed systems, i.e. taking into account hardware and software, a cross-layer view on the different protocols and algorithms,

and new concepts for application specification, middleware and operating systems. It is not possible to describe in a few sentences the major challenges in this new kind of systems. Please find below an incomplete set specific to the area of execution platforms:

- Deployment of large distributed networks with limited communication and computation resources.
- Low energy computation and communication.
- Fault tolerance and reliability.

Currently, it is not clear whether this kind of new embedded systems is finding wide acceptance in industry. Nevertheless, there are already first projects in Europe that attempt to do a technology transfer from academia to industry, e.g. a safety network for building applications (Siemens, ETH Zurich).

2.1.2 Resource-Aware Design

While microelectronic technology is continuing to provide growth according to Moore's low, our need for computation power is growing even faster. Therefore, although, they have unprecedented computation and memory resources at their disposal, designers of embedded systems have to be increasingly aware of the fact that, in order to achieve the requirements of novel applications, these resources have to be used in the most efficient way.

A particular dimension of this problem is that of power consumption, since energy is one of the dominating constraints, especially, but not only, in the case of mobile applications. Reducing energy consumption is one of the major concerns of the research and design community, from circuit designers to embedded software developers. However, integrated system-level approaches which allow for an energy efficient mapping of an application on a customized platform are still lacking. What the research community is currently looking after are accurate system-level energy models, power estimation and analysis tools, functionality mapping and scheduling techniques, energy efficient communication synthesis and memory hierarchy optimization, as well as energy aware software compilation techniques. Hardware components that must be efficiently utilized include processors and memories. Highly optimized and low-cost processors can be designed with tools that support the creation of tuned micro-architectures and tool chains for application-specific instruction set processors. Moreover, highly efficient use of memories is increasing critical, both because the speed gap between processors and memories widens, and because the power consumed in memory systems is rapidly increasing.

One additional challenge which is taking center spot is the management of leakage power. Current nanometer technologies are said to be “leakage dominated”. Even though the amount of leakage power is still 3 orders of magnitute less than dynamic power, its incidence on battery lifetime is rapidly increasing for two main reasons. First, the complexity (and the number of transistors) of integrated circuits is growing, and an increasing number of idle functional unit and memories are present, at any given time on a given die, thereby contributing to an increased quiescent power. Moreover, leakage power is a strong function of temperature, which is an “exogenous” variable. Hence, the power consumed by a digital system is becoming a strong function of its operating conditions. This impacts in a significant way the techniques that should be used for power management, as decisions and policies should now depend on temperature.

Real-time applications, hard or soft, are raising the challenge of predictability. This is an extremely difficult problem in the context of modern, dynamic, multiprocessor platforms which, while providing potentially high performance, make the task of timing predictability extremely difficult (if at all solvable without drastically limiting the spectrum of applicable architectures). . With the growing software content in embedded systems and the diffusion of highly

programmable and re-configurable platforms, software is given an unprecedented degree of control on resource utilization. Software generation and performance evaluation tools have to be made aware of the particularities of a certain memory hierarchy, or the dynamic features of the processor micro-architecture, such as to be able to both generate efficient code and accurately predict performance numbers. The basic dilemma which researchers still face is how much to compromise predictability in order to improve average performance? Or how much can cost and average performance be affected in order to achieve a predictable system with good worst case behaviour? This always increasing inter-dependence between hardware and software layers can be used to perform aggressive optimizations that can be achieved only by a synergistic approach that combines the advantages of static and dynamic techniques.

With the diffusion of multi-core technology, both the power and predictability challenges have become even more pressing and critical than before. Interaction between cores, both explicit (i.e. for parallel applications) and implicit (i.e. for multi-programming workloads with architecturally shared resources) is a major concern, as systems become more parallel and their state becomes exponentially large. At the same time, the challenge can be also viewed as an opportunity: a multi-core architecture can be significantly more energy-efficient than a single core, and at the same time it can be more roubust, providing functional redundancy and the possibility of managing it in time and/or space. The extension of the established analysis and optimization methods to the design of embedded systems based on multi-core platforms has been the main line of focus of the cluster and its NoE integration activity on resource awareness. This effort has to continued development and research in focused projects and new NoE participations.

2.1.3 Simulation and Performance Analysis

The success of such new design methods depends on the availability of analysis techniques, beyond those corresponding to the state-of-the-art. Today, manufacturers and suppliers still rely only on extensive simulation to determine if the timing constraints are satisfied. However, simulations are very time consuming and provide no guarantees that imposed requirements are met.

There is a large quantity of research related to scheduling and schedulability analysis, with results having been incorporated in analysis tools available on the market. However, the existing approaches and tools address the schedulability of processes mapped on a single processor, or the schedulability of messages exchanged over a given communication protocol.

Several research groups have provided analyses that bound the communication delay for a given communication protocol, and extended the uni-processor analysis to handle distributed systems. However, none of the existing approaches offers an analysis that can handle applications distributed across different types of networks (e.g., CAN, FlexRay, TTP) consisting of nodes that may use different scheduling policies (e.g., static cyclic scheduling, fixed-priority preemptive scheduling, earliest deadline first).

Current modeling and design approaches often dimension systems for the worst case. However, embedded systems are growing more complex and dynamic than they used to be. E.g. in multi-media embedded systems, bit rates and encoding effort may vary by orders of magnitude depending on the complexity of the audio or video being played out, the complexity of the compression and on the required quality. Additionally, the embedded devices and application's functionality increases and they become more open to interaction with their environments. E.g. users may issue requests to the applications to change the resolution or frame rate. High-quality multimedia delivery on affordable embedded system's hardware requires cost-efficient realization of high throughput processing that is guaranteed to deliver the required performance. The platform needs to have sufficient resources to process the stream, even under the highest load conditions. Yet, it should not waste too many available resources

when complexity of the stream is less. Current design approaches for multimedia embedded systems cannot deal appropriately with the increasing dynamism inside applications and the dynamically changing set of running applications. Often design approaches are based on worst-case analysis, resulting in over-dimensioned systems.

In order to (automatically) take informed design decisions, accurate analysis techniques are needed to:

- handle distributed applications, data and control dependencies;
- accurately take into account the details of the communication protocols;
- handle heterogeneous scheduling policies;
- take into account the fault-tolerance techniques used for dependability;
- capture the integration of control models and streaming models to understand the effects of sporadic events interfering with ongoing dataflow computations;
- efficiently use platform resources through statistical multiplexing based on a combination of worst-case and stochastic techniques.

Future application will be much less static, i.e. we are confronted with a dynamically changing subset of applications that run on a target platform. Even if each application has a static structure, the current load of the system is highly dynamic. Therefore, the run-time system needs to cope with a large degree of variability of the environment. There are almost no modular and component-based performance analysis methods available that take the adaptivity into account. First results are available to cope with changing task sets and to determine a global schedulability test in the case of distributed embedded systems.

2.2 Main Aims for Integration and Building Excellence through Artist2

Following the activities presented in the previous section, the cluster on execution platforms follows the following strategy and uses the following mechanisms to spread the knowledge and integration achieved so far:

- Summer Schools and Training Activities to distribute the knowledge acquired in ARTIST2 to (a) other countries, (b) other communities and (c) young researchers.
- Tutorials at major conferences to reach new and larger research communities.
- Joint publications between partners which not only show the integration within the cluster but are an excellent instrument to disseminate the integration results.
- New research projects with industrial partners which allow us to apply the obtained results at an industrial scale. This way, we also receive feedback and ideas for new research directions.
- Cooperation with other research groups, especially outside the EU (mostly USA and Asia). In this case, spreading excellence is not the only objective. The cluster participants can be exposed to new research problems and new approaches, that can be then explored and improved within the cluster.

2.3 Other Research Teams

It appears that main research groups in Europe dealing with execution platforms for embedded systems are in the ARTIST2 network, either as full or as affiliated partners. There are some exceptions though, caused by the fact that not all are accepting a European network of

Excellence as a viable funding instrument. In the following, some of these groups are listed together with their relation to ARTIST2.

IMEC's MPSoC research team. The MPSoC research team focus on platforms containing multiple heterogeneous, flexible processing elements, a memory hierarchy and I/O components. All these components are linked to each other by a flexible on-chip interconnect structure. The main focus of the team is to develop architectures which can meet the performance needs of multimedia applications, while limiting the power consumption. They are dealing with topics like design-time application exploration and optimization, platform architecture and runtime management. Close interaction, both at design time and at runtime, between these three topics creates a global solution that meets the MPSoC environment needs. In particular the work on the ADRES core, a platform containing a coarse-grained reconfigurable array, has been explored in a cooperation with researchers in ARTIST2, in which Jan Madsen, DTU, has participated.

The University of North Carolina at Chapel Hill, Sanjoy Baruah and Jim Anderson. Sanjoy Baruah and Jim Anderson are known in particular for their research in the domain of multiprocessor real-time scheduling.

University of Dresden, Hermann Härtig. Hermann Härtig is a leading researcher in the domain of micro-kernel based real-time operating systems.

Low power embedded systems design: In the area of low power embedded systems design, several new and relevant research thems are explored by other teams, not included in the ARTIST2 network. In particular research groups in the USA have a long tradition of excellence in low power research. We can mention the group lead by prof. Jan Rabaey in UC Berlely, which is carrying out ground-breaking work on hardware platforms for wireless sensor networks. In the same area, several other groups are performing top-level research, e.g. Anantha Chandrakasan's group at MIT and David Blaauw's group at University of Michigan. Low power execution platforms are not relevant only for wireless sensor network, but also for mobile computing and even for servers and traditional computing infrastructure (e.g. servers). In these areas, the groups lead by Profs. Vijaykrishnan Narayanan, Mahmut Kandemir and Mary Jane Irwin at Penn State University, has produced a large number of interesting results in the last few years. We mention in particular their work on power issues for 3D integration and their analysis of power vs. reliability tradeoffs in high-performance computing. In this area, very interesting work is also performed by the group of prof. Kevin Skadron. The focus of this group is on thermal issues, which are very significant for high-performance system.

Universita degli Studi di Verona/Electronic Design Automation (EDA) group, Prof. Franco Fummi. Main research activities of the EDA group concern system verification, system synthesis and optimization, hardware description languages, power consumption, language abstraction, and system testing. Interactions with members of the execution platforms cluster are, for example, by participation in European projects (e.g. the STRP "Vertigo") together with the Linköping group.

University of Southampton,/Electronic Systems Design Group, Prof. Bashir Al Hashimi. The Electronic Systems Design (ESD) Research Group is internationally recognized in two main areas - the development of novel algorithms and methodologies for Electronic Design Automation to support the design and test of large systems, and for intelligent sensor micro-systems. The group is working in the areas of system modeling, simulation, and synthesis, SoC design and testing, as well as smart sensors. Several cooperation projects have been undertaken, in particular with the Linköping group.

Carnegie Mellon University/System Level Design Group/Prof. Radu Marculescu. The System Level Design group performs research on formal methods for system-level design of embedded applications. They, in particular, focus on fast methods for power and performance analysis that can guide the design process of portable information systems. Important results

have been obtained with regard to the communication-centric SOC design, providing formal support for analysis and optimization of novel on-chip communication architectures. In particular, this work addresses fundamental research problems for defining scalable and flexible communication schemes via the Network-on-Chip (NoC) approach. Interaction has been by, for example, PhD student exchanges with the Linköping group.

University of Southampton, Electronic Systems Design Group Prof. Bashir M. Al-Hashimi. The System design group is active in a number of activities related to execution platforms. The main activities of this group are the following: (i) Design methods and tools for large-scale integrated systems, with special emphasis on the issues raised by deep submicron technology; (ii) Next-genration interconnection technologies. Emphasis is placed upon the employment of the emerging concept of Network-on-Chip (NoC) proposed to overcome complex on-chip communication problems, where SoC cores communicate with each other using packets through interconnection network, thus providing support for communication infrastructure re-use, reliable and power efficient interconnection technology. (iii) Low-power built-in self-test. The focus is to investigate in detail some of the promising low power DFT techniques that have been recently developed. The availability of low power BIST techniques and architectures would allow IC designers to address concurrently design and test with the aim of generating self-testable designs that are not only optimised in terms of silicon area but also dissipate less power during test than in functional mode, hence resulting in safer testing.

2.4 Interaction of the Cluster with Other Communities

ETH Zurich has been organizing and participating in the CASTENESS Workshop, see www.casteness.org. The workhop put together the expertise of various EU projects such as ARTIST2, SHAPES, AETHER. In addition, ETH Zurich has been given a tutorial on issues that have been investigated in the ARTIST2 context: Analytic Performance Estimation, Mapping Algorithms to Architectures, Scalable SW Construction. The workshop has been sponsored by ARTIST2 and took place 15.-18th of January 2008.

ETH Zurich has given part of a summer school/advanced course on ADVANCED DIGITAL SYSTEMS DESIGN on 10-14 September 2007, Lausanne, Switzerland. The participants are from industry and university. This way, results from the integrated view of embedded system design will be brought to a much larger community.

Lothar Thiele from ETHZ has been given a tutorial at EMSOFT on Sept. 30 2007, the major conference in the area of embedded software. It covered methods for performance analysis of distributed embedded systems and presented outcomes of the ARTIST2 project.

As a follow-up of the Models of Computation and Communication (MoCC) at the ETH last year, the TU/e organized the MoCC2008 workhop. It took place in Eindhoven on July 3th and 4th. It brought together scientists from various areas, i.e. formal methods, hardware design and software architecture, http://www.artist-embedded.org/artist/MoCC-2008.html.

The ESI (TU/e) participated in the Quasimodo workshop (IST framework programme 7) and brought in a industrial case study to combine different quantitative analysis techniques. The workshop was held in Aachen on June 2nd and 3th.

TU Eindhoven and TU Braunschweig are guest editors of the ACM TECS special issue on Model-driven Embedded System Design (http://acmtecs.acm.org/mesd.htm).

Linköping has given an invited talk at the DATE 2008 Conference, as part of the special day on Dependable Embedded Systems. With this occasion several results obtained in the ARTIST context have been made accessible to an international audience. They are related, in particular, to fault tolerance aspects of distributed real-time systems like those used in automotive applications.

Linköping has organised the 6th IEEE Workshop on Embedded Systems for Real-Time Multimedia, as part of the ARTIST sponsored Embedded Systems Week 2008.

UNIBO has been very active in the Multi-core Systems-on-Chip community and in the computer architecture community which is now aggressively targeting multi-core systems. UNIBO has become active member of the HIPEAC2 network of excellence and participated to several events in this area. Prof. Benini has been an HIPEAC instructor at the ACACES summer school, in L'Acquila. Members of the UNIBO team have participated to the main HIPEAC events in 2008.

DTU has been organizing the DaNES Mini-Case Workshop on industrial case-studies at DTU on May 22-23, 2008.

TU Braunschweig has been organizing the Embedded Software Track at the major European conference on design automation DATE (Design Automation and Test in Europe) that took place March 10-14, 2007. The track was devoted to modelling, analysis, design and deployment of embedded software, including formal methods, tools, methodologies and development environments. Thereby, the emphasis was on embedded software platforms, software integration and portability issues.

3. Overall Assessment and Vision for the Cluster

The research in embedded systems still is fragmented. This not only is true within a single subject but also between several sub-disciplines. Examples are the parallel efforts in real-time scheduling and real-time analysis in the area of 'Execution Platforms', 'Hard Real-Time Systems' and 'Software Components'. It is one of the major goals of the cluster on 'Execution Platforms' to establish closer links to the other communities and to take advantage of the scientific results and insights.

Cross-layer design is a key issue in embedded systems. The classical view of a strict layering according to chosen abstraction levels does not work any more because of the importance of non-functional constraints and limited resources. Therefore, completely new concepts are necessary that enable the integrated modelling and design under predictability AND efficiency constraints. It is expected that this move towards a resource-aware design trajectory involves all current layers and a breakthrough can be obtained by integration only.

3.1 Assessment for Year 4

There has been substantial progress in integrating different research directions and view points. Indicators that show this clearly are (a) the joint participation in summer schools, workshops and tutorials and (b) the number and quality of joint publications, and (c) the integration of tools.

3.1.1 Integration Activities within the Cluster

The following summarizes the integration activities during year 4 within the cluster on execution platforms:

- ETHZ-NUS: Combination of state-based performance evaluation and the modular performance analysis method. Cooperation with the affiliated partner NUS. A Phd student stayed at ETHZ for half a year. The results are published in [50].
- ETHZ-TUBS: Comparison of various methods for performance evaluation. Results published in [51].
- ETHZ-RWTH: Results on mapping and simulating MPSoC architectures. Joined work with RWTH Aachen. Results published in [52].
- ETHZ-UBo: Joined work on energy harvesting embedded systems with University Bologna. Results published in [54], [55], [56].
- ETHZ-TUBS: Combining different methods for performance analysis. Results published in [53], [57].
- TU/e-Leuven. There is an ongoing cooperation between the TU/e and IMEC/KU Leuven, to develop scenario-based design [58], [59], [60], [61], [62], [63], [64], [65], [66], [67], [68]. Traditional use-case scenarios focus on the user-system interaction, whereas this focuses on system scenarios that classify system behaviors from the resource perspective. The use of system scenarios allows for more aggressive design decisions per system scenario. See http://www.es.ele.tue.nl/scenarios.
- TU/e and the university of Bologna are collaborating in the intgration of the SDF3 (www.es.ele.tue.nl/sdf3) and MPARM (http://www-micrel.deis.unibo.it/sitonew/research/mparm.html) tools. The goal is to realise a data-flow based mapping and execution engine on the MPARM platform.

- LINKÖPING-DTU: Interaction between Linköping and DTU has been in the area of fault tolerant embedded systems. Solutions have been developed in cooperation and publications have been written together [69], [70], [72], [73], [74], [76]. During the fourth year Prof. Paul Pop from DTU has visited Linköping.
- LINKÖPING-BOLOGNA: Interaction between Linköping and Bologna has been in the area of predictable multiprocessor systems. Paolo Burgio has visited Linköping for 10 months and has worked on the elaboration of bus controllers. In this period he has also written his Master Thesis. Experiments at Linköping has been run using the MPARM tool from Bologna.
- LINKÖPING-TUBS: Interaction between Linköping and Braunschweig has been in the area of performance analysis for distributed systems and predictable multiprocessors. The Symta/P worst case execution time analysis tool from Braunschweig has been further developed at Linköping and has been integrated in a predictable analysis and scheduling tool for multiprocessors.
- TUBS-ETHZ: During the MpSoC Conference in Valkenbourg/Aachen, 25th June 2008 TUBS and ETHZ have discussed the possibilities to develop various methods to model and analyze hierarchical event streams in a compositional manner. The outcome was that joined work on this subject has started.
- DTU-BOLOGNA: Interaction between DTU and Bologna has been in the area of energy harvesting for wireless sensor networks. Joint work on combining the energy aware lazy-scheduler developed by Bologna and ETHZ, with the energy-aware routing algorithm developed at DTU has been started. Mikkel K. Jakobsen from DTU has visited Bologna for one week.
- DTU-IMEC: Interaction between DTU and IMEC has been in the area of reconfigurable architecture for adaptive embedded systems. Joint work on support for multithreading on the ADRES architecture has been completed. During the MPSoC Conference in June 2008, the issue of run-time resource management was discussed. The outcome was a proposal for a workshop to be arranged within the Artist Design NoE.

3.2 Overall Assesment since the start of the Artist2 NoE

Simulation platform for distributed embedded systems (Linköping, DTU)

A simulation environment is designed and implemented for distributed real-time systems such as those used in automotive applications. The ARTS environment, developed at DTU and targeting System-on-chip applications, has been used as a starting point by the Linköping team.

Modeling and response-time/buffer analysis for NoC (Linköping)

The Linköping group has developed a system model, based on which worst case response times and worst case buffer need for hard real-time applications implemented on NoCs can be calculated. On top of this analysis approach, an optimization tool for buffer space minimization has been implemented, for real-time NoC applications.

Predictability in Multiprocessor SoC architectures (Linköping, Bologna, Braunschweig)

The Linköping group has developed a framework for predictable WCET anlysis, scheduling, and bus access optimistaion for multiprocessors. With regard to the "classical" aspect of WCET analysis the group is building on the Symta/P tool from the Braunschweig group. The

Linköping group is also interacting with the Bologna group with regard to the issues of bus contro for predictable multiprocessorsl.

Power optimization via system-level resource allocation and scheduling (Linköping, Bologna)

The main objective here is to develop techniques for optimally mapping multi-task (parallel) applications onto System-on-chip (SoC) platforms with multiple processors (MP-SoCs). This is an industry-relevant problem, as most high-end embedded computing platforms in a number of target markets (automotive, multimedia, networking) are evolving toward multi-core architectures. The most critical challenge in this area is the complexity of the problem of optimally mapping tasks onto cores (and storage resources), while selecting frequency and voltage assignments for the various cores.

Optimization and analysis of distributed embedded systems (Linköping)

In the context of optimization and analysis of distributed embedded systems the following issues:

- Analysis of hierarchically scheduled systems
- Timing analysis of distributed task sets communicating through the FlexRay protocol
- Analysis and optimization mixed time and event triggered systems

Fault Tolerant Distributed Embedded Systems (Linköping, DTU)

Linköping and DTU have addressed the issue of fault tolerant distributed embedded systems, with special emphasis on handling transient faults. There are two main aspects of interest here:

- Analysis of timing properties in the presence of faults and possible guarantees regarding worst case behaviour
- System optimization, such that timing and fault tolerance requirements are satisfied given a certain, limited amount of resources.

An approach for scheduling and worst case analysis with fault tolerance has been developed. On top of this analysis approach, an optimization technique for task mapping and fault tolerance policy assignment has been elaborated and implemented.

Design, Analysis, and Optimization of Communication Centric Systems (TUBS, ETHZ)

Artist2 brought major progress to the design, analysis, and optimization of communication centric systems. In the first 3 years, two existing tools for the modular, scalable analysis of heterogeneous communication centric systems were extended and coupled. These tools, MPA from ETHZ and SymTA/S from TUBS, are based on different formalisms. Coupling required interfaces translating the different event stream semantics. The results showed significant synergies leading to higher analysis accuracy. New tool features were developed including sensitivity analysis and robustness optimization, fault analysis, and communication stack analysis based on hierarchical event stream models. The activities of TUBS resulted in a spin-off company called Symta Vision, which develops performance analysis tools for distributed embedded systems primarily for the automotive industry.

Wireless Sensor Networks (ETHZ, Bologna, DTU)

ETHZ and Bologna have developed an energy-aware scheduling methodology (lazy-scheduling) for wireless sensor network devices, which allows for efficient energy harvesting from solar panels. The proposed methodology is not limited to self powered WSN nodes, but

can easily be applied to embedded systems in order to extend battery lifetime and it can be used to optimize the design of harvesting ICs. DTU and Bologna have started a collaboration on energy-scavenging wireless sensor networks. Renewable energy sources can potentially lead to perpetual operation, but not without careful management of the energy both in the individual node and in the whole network. DTU has developed a simulator for wireless sensor networks, which is capable of capturing nodes with energy harvesting. Bologna and DTU have made the first attempts towards integrating lazy-scheduling with energy-aware routing within the simulator.

Multiprocessor System-on-Chip Simulation Frameworks (Bologna, DTU)

Bologna has developed the MPSoC cycle-accurate simulation framework MPARM, which allows for IP core integration and NoC modelling, including the software layer. DTU has developed the system-level MPSoC simulation framework ARTS, which is based on a task graphs model of the application. In a joint collaboration, DTU and Bologna developed a traffic generator model, that realistically render SoC traffic patterns with interrupt awareness. The traffic generators were used to link MPARM and ARTS for mixed level simulation and for linking MPARM with the formal models of MPA.

Network-on-Chip (DTU, Bologna)

During the first years of ARTIST2, DTU developed the asynchronous NoC, MANGO, which overcomes the problem of clock distribution by being a clock-less approach. These activities of DTU resulted in a spin-off company called Teklatech, which develops CAD tools for MPSoC solutions. In the later years, Bologna used its NoC know-how from the MPARM framework to develop a NoC emulation framework together with EPFL.

3.2.1 List of Joint Publications

The following list contains publications, where authors are in different research sites which are participating in the ARTIST2 network and where at least one author is in the cluster on Execution Platforms. It clearly shows the degree of integration that has been achieved. The following list collects all joint publications since the start of ARITST2:

[1] Lothar Thiele, Reinhard Wilhelm: Design for Timing Predictability. Dagstuhl Online, 2004.

[2] Lothar Thiele, Reinhard Wilhelm: Design for Timing Predictability. Journal on Real Time Systems, 2004.

[3] S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparsø, and J. Madsen. A network traffic generator model for fast networkon-chip simulation. In Proceedings of Design, Automation and Testing in Europe Conference 2005 (DATE05)

[4] F. Angiolini, S. Mahadevan, J. Madsen, L. Benini, and J. Sparsø. Realistically rendering soc traffic patterns with interrupt awareness. In IFIP International Conference on Very Large Scale Integration (VLSI-SoC), September 2005.

[5] Ernesto Wandeler, Lothar Thiele, Marcel Verhoef, Paul Lieverse: System Architecture Evaluation Using Modular Performance Analysis - A Case Study. Paphos, Cyprus, October, 2004.

[6] Paul Pop, Petru Eles, Zebo Peng, Viacheslav Izosimov, Magnus Hellring, Olof Bridal: Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications. I Design, Automation and Test in Europe (DATE 2004).

[7] M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, "Analyzing on-chip communication in a MPSoC environment", IEEE/ACM Design, Automation and Test in Europe, Paris, France, Feb 2004.

[8] Jan Staschulat, Rolf Ernst, Andreas Schulze, Fabian Wolf. Context Sensitive Performance Analysis of Automotive Applications. In Designer's Forum at Design, Automation and Test in Europe (DATE), 2005.

[9] Bren C. Mochocki, Xiaobo S. Hu, Razvan Racu, Rolf Ernst. Dynamic Voltage Scaling for the Schedulability of Jitter-Constrained Real-Time Embedded Systems, ICCAD 2005.

[10] E. Wandeler, L. Thiele, M. H. G. Verhoef, P. Lieverse. System Architecture Evaluation Using Modular Performance Analysis - A Case Study. Journal Software Tools for Technology Transfer (STTT), 2006.

[11] Simon Künzli, Francesco Poletti, Luca Benini, Lothar Thiele: Combining Simulation and Formal Methods for System-Level Performance Analysis, IEEE Design Automation & Test in Europe (DATE), Munich, Germany, March 2006.

[12] C. Moser, D. Brunelli, L. Thiele, and L. Benini, “Real-time scheduling with regenerative energy.”, 18th Euromicro Conference on Real-Time Systems (ECRTS 2006), Dresden, Germany, July 5-7, 2006.

[13] C. Moser, D. Brunelli, L. Thiele, and L. Benini, “Lazy scheduling for energy harvesting sensor nodes.”, The Fifth IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES 2006), Braga, Portugal, October 13-15, 2006.

[14] Bren Mochocki, Xiaobo Sharon Hu, Razvan Racu, Rolf Ernst. Dynamic Voltage Scaling for the Schedulability of Jitter-Constrained Real-Time Embedded Systems. In *International Conference on Computer Aided Design (ICCAD)*, San Jose, USA, November 2005.

[15] Razvan Racu, Arne Hamann, Rolf Ernst, Bren Mochocki, Sharon Hu, Methods for Power Optimization in Distributed Embedded Systems with Real-Time Requirements, In Proc. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), Seoul, Korea, October 2006

[16] Kai Richter, Marek Jersak, Rolf Ernst. How OEMs and suppliers can tackle the network dimensioning problem. *Embedded Real Time Software Congress (ERTS06)*, Toulouse, France, January 25-27, 2006.

[17] Kai Richter, Rolf Ernst. Real-Time Analysis as a Quality Feature: Automotive Use-Cases and Applications, *Embedded World 2006 Fair and Conference*. Nuremberg, Germany - February 14-16, 2006.

[18] Kai Richter, Marek Jersak, Rolf Ernst. How OEMs and suppliers can face the network dimensioning challenges. *Design, Automation and Test in Europe (DATE) Conference,* Special Track Automotive Designer's Forum, Munich, Germany, March, 2006.

[19] Kai Richter, Rolf Ernst. Applying Real-Time Network Research in the Automotive Industry: Lessons Learned and Perspectives, *Euromicro Conference on Real-Time Systems (ECRTS), s*atellite workshop on Real Time Networks (RTN), Dresden, Germany, July 2006.

[20] Kai Richter, Marek Jersak, Arne Hamann, Rolf Ernst. Scheduling Analysis in the Automotive Design Flow. *ARTIST2 Workshop at the International Conference on Embedded Sofware (EMSOFT),* Seoul, Korea, October, 2006.

[21] L. A. Cortes, P. Eles, Z. Peng, "Quasi-Static Scheduling for Multiprocessor Real-Time Systems with Hard and Soft Tasks”, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'05), Hong Kong, 2005.

[22] L. A. Cortes, P. Eles, Z. Peng, "A Quasi-Static Approach to Minimizing Energy Consumption in Real-Time Systems under Reward Constraints", 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06), Sydney, Australia, 2006.

[23] L. A. Cortes, P. Eles, Z. Peng, "Quasi-Static Assignment of Voltages and Optional Cycles in Imprecise-Computation Systems with Energy Considerations", IEEE Trans. on Very Large Scale Integration Systems, Vol. 14, Issue 10, October 2006, pp. 1117-1129

[24] M. Ruggiero, G. Pari, A. Guerri, M.Milano, D. Bertozzi, L.Benini, A Andrei, "A Cooperative, accurate solving framework for optimal allocation, scheduling and frequency selection on energy-efficient MPSoCs", International Symposium on System-on-Chip, Tampere, Finland, 2006.

[25] Simon Künzli, Arne Hamann, Rolf Ernst, Lothar Thiele: Combined Approach to System Level Performance Analysis of Embedded Systems CODES/ISSS 2007, Salzburg, Austria, 2007.

[26] S. Perathoner, E. Wandeler, L. Thiele, A. Hamann, S. Schliecker, R. Henia, R. Racu, R. Ernst, M. González Harbour. Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems. In 7th ACM Conference on Embedded Systems Software (EMSOFT), Salzburg, Austria, October, 2007.

[27] C. Moser, L. Thiele, D. Brunelli, and L. Benini, “Adaptive Power Management in Energy Harvesting Systems.”, in Design, Automation and Test in Europe (DATE),Nice, France, April 2007.

[28] C. Moser, D. Brunelli, L. Thiele, and L. Benini, “Real-time scheduling for energy harvesting sensor nodes.”, to be published in Real-time Systems, Special Issue on Real-Time Wireless Sensor Networks.

[29] V. Izosimov, P. Pop, P. Eles, Z. Peng, “Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-offs for Distributed Embedded Systems”, in Proceedings of DATE, 706–711, 2006.

[30] P. Pop, K. H. Poulsen, V. Izosimov, P. Eles, “Scheduling and Voltage Scaling for EnergyReliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems”, ACM/IEEE International Conference on Hardware-Software Codesign and System Synthesis, 2007.

[31] K. H. Poulsen, P. Pop, V. Izosimov, “Energy-Aware Synthesis of Fault-Tolerant Schedules for Real-Time Distributed Embedded Systems”, Euromicro Conference on Real-Time Systems (ECRTS, WiP session), 2007

[32] T. Pop, P. Pop, P. Eles, Z. Peng, A. Andrei, “Timing Analysis of the FlexRay Communication Protocol”, Proceedings of the 18th Euromicro Conference on Real-Time Systems (ECRTS 06), 203-213, 2006.

[33] T. Pop, P. Pop, P. Eles, Z. Peng, “Bus Access Optimisation for FlexRay-based Distributed Embedded Systems”, Proceedings of the Design, Automation, and Test in Europe Conference (DATE'07), 51-62, 2007.

[34] M. Fränzle, M. R. Hansen, *Deciding an Interval Logic with Accumulated Durations*, TACAS 2007, LNCS 4424, pp. 201-215, Springer-Verlag, 2007

[35] Kehuai Wu, Andreas Kanstein, Jan Madsen and Mladen Berekovic *MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture* International Workshop on Applied Reconfigurable Computing 2007.

[36] Mahadevan, S., Angiolini, F., Sparsø, j., Benini, L., Madsen, J., *A Cycle-True Traffic Generator Capturing Context Switching Effects*, IFIP VLSI SoC: From Systems to Chip, IFIP, 2007. Accepted for publication.

[37] Mahadevan, S., Angiolini, F., Sparsø, J., Benini, L., Madsen, J., A Reactive IP Emulator for Multi-Processor System-on-Chip Exploration, *IEEE Transaction on CAD*, 2007. Accepted for publication.

[38] Mahadevan, S., Angiolini, F., Storgaard, M., Olsen, R., Sparsø, J., Madsen, J., A Network Traffic Generator Model for Fast Network-on-Chip Simulation, In “Design, Automation, and Test in Europe: The Most Influencial Papers of 10 Years DATE”, R. Lauwerein, J. Madsen, editors. Sppringer, 2007. Accepted for publication.

[39] Ruggiero M., Pari G., A. Guerri, D. Bertozzi, M. Milano, L. Benini, Andrei A., “A Cooperative, Accurate Solving Framework for Optimal Allocation, Scheduling and Frequency Selection on Energy-Efficient MPSoCS”, Proceedings of The IEEE International SOC Conference (SOCC), 2006.

[40] C. Couvreur, V. Nollet, F. Catthoor and H. Corporaal, Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management. In Proceedings of the International Symposium on System-on-Chip (SOC), pp. 195-198, 2006.

[41] T. Vander Aa, M. Jayapala, F. Catthoor, G. Deconinck and H. Corporaal, Instruction Transfer And Storage Exploration for Low Energy VLIWs. In proceedings of IEEE 2006 Workshop on Signal Processing Systems (SiPS 2006), 2006, pp. 313-318.

[42] K. Denolf, A. Chirila-Rus, P. Schumacher, R. Turney, K. Vissers, D. Verkest, and H. Corporaal, A Systematic Approach to Design Low Power Video Codec Cores. Accepted by EURASIP Journal on Embedded Systems.

[43] V. Nollet, P. Avasare, H. Eeckhaut, D. Verkest and H. Corporaal, Run-Time Management of a MPSoC Containing FPGA Fabric Tiles, Accepted by Special Issue TVLSI.

[44] C. Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor and H. Corporaal, Design-time application mapping and platform exploration for MP-SoC customized run-time management, To be published in IEE Proceedings Computers & Digital Techniques, 2007.

[45] T. Marescaux and H. Corporaal, Introducing the SuperGT Network-on-Chip. In proceedings of DAC, 2007.

[46] P. Raghavan, A. Lambrechts M. Jayapala, F. Catthoor, D. Verkest and H. Corporaal, Very wide register: an asymmetric register file organization for low power embedded processors. In proceedings of DATE 2007.

[47] T. Pop, P. Pop, P. Eles, Z. Peng, “Bus Access Optimisation for FlexRay-based Distributed Embedded Systems”, Design, Automation, and Test in Europe Conference (DATE'07), Nice, France, April 2007, pp. 51-62.

[48] V. Izosimov, P. Pop, P. Eles, Z. Peng, “Mapping of Fault-Tolerant Applications with Transparency on Distributed Embedded Systems”, 9th Euromicro Conference on Digital System Design (DSD 2006), Dubrovnik, Croatia, September 2006, pp. 313-320.

[49] P. Pop, K. H. Poulsen, V. Izosimov, P. Eles, “Scheduling and Voltage Scaling for Energy/Reliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems”, CODES/ISSS 2007, Salzburg, Austria, 2007.

[50] Linh Phan, Samarjit Chakraborty, P. S. Thiagarajan, Lothar Thiele: Composing Functional and State-based Performance Models for Analyzing Heterogeneous Real-Time Systems 28th IEEE Real-Time Systems Symposium (RTSS), Tucson, Arizona, US, December, 2007.

[51] Simon Perathoner, Ernesto Wandeler, Lothar Thiele, Arne Hamann, Simon Schliecker, Rafik Henia, Razvan Racu, Rolf Ernst, Michael González Harbour: Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems.ACM & IEEE International Conference on Embedded Software (EMSOFT), ACM Press, Salzburg, Austria, pages 193-202, October, 2007.

[52] Thomas Sporer, Andreas Franck, Iuliana Bacivarov, Michael Beckinger, Wolfgang Haid, Kai Huang, Lothar Thiele, Pier Paolucci, Piergiovanni Bazzana, Piero Vicini, Jianjiang Ceng, Stefan Kraemer, Rainer Leupers: SHAPES - a Scalable Parallel HW/SW Architecture Applied to Wave Field Synthesis Proc. 32nd Intl Audio Engineering Society (AES) Conference, Audio Engineering Society, Hillerod, Denmark, pages 175-187, September, 2007.

[53] Simon Künzli, Arne Hamann, Rolf Ernst, Lothar Thiele: Combined Approach to System Level Performance Analysis of Embedded Systems. International Conference on Hardware Software Codesign CODES/ISSS, Salzburg, Austria, pages 63 - 68, 2007.

[54] Clemens Moser, Davide Brunelli, Lothar Thiele, Luca Benini: Real-Time Scheduling for Energy Harvesting Sensor Nodes Real-Time Systems Journal, Springer Science+Business Media, Netherlands, 2007.

[55] Davide Brunelli, Clemens Moser, Luca Benini, Lothar Thiele: An Efficient Solar Energy Harvester for Wireless Sensor Nodes Design, Automation and Test in Europe (DATE 08), Munich, Germany, March, 2008.

[56] Clemens Moser, Lothar Thiele, Davide Brunelli, Luca Benini: Robust and Low Complexity Rate Control for Solar Powered Sensors Design, Automation and Test in Europe (DATE 08), Munich, Germany, March, 2008.

[57] Simon Perathoner, Ernesto Wandeler, Lothar Thiele, Arne Hamann, Simon Schliecker, Rafik Henia, Razvan Racu, Rolf Ernst, Michael González Harbour: Influence of Different Abstractions on the Performance Analysis of Distributed Hard Real-Time Systems Design Automation for Embedded Systems, Springer Science+Business Media, LLC, 2008.

[58] S.V. Gheorghita, M. Palkovic, J. Hamers, A. Vandecappelle, S. Mamagkakis, T. Basten, L. Eeckhout, H. Corporaal, F. Catthoor, F. Vandeputte, K. De Bosschere. A System Scenario based Approach to Dynamic Embedded Systems. ACM Transactions on Design Automation of Electronic Systems, ToDAES. x(y):xxx-yyy, 2009. To appear in 2009.

[59] V. Nollet, P. Avasare, H. Eeckhaut, D. and H. Corporaal. Run-Time Management of a MPSoC Containing FPGA Fabric Tiles. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol. 9, Nr. 1, pp. 24-33, January, 2008.

[60] C. Couvreur, V. Nollet, F. Catthoor and H. Corporaal. Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management. ACM Transactions in Embedded Computing Systems, 2008.

[61] V. Nollet, P. Avasare, H. Eeckhaut, D. Verkest and H. Corporaal. Run-Time Management of a MPSoC Containing FPGA Fabric Tiles. IEEE Transactions on VLSI Systems (TVLSI), pp. 24-33, January, 2008.

[62] V. Nollet, D. Verkest and H. Corporaal. A Quick Safari Through the MPSoC Run-Time Management Jungle. Proceedings of the 5th IEEE workshop on embedded systems for real-time multimedia (ESTIMedia), pp. 41-46, October, 2007.

[63] M. Palkovic, H. Corporaal and F. Catthoor. Heuristics for Scenario Creation to Enable General Loop Transformations. Proc. IEEE International Symposium on System-on-Chip (SoC), pp. 48-51, November 2007.

[64] P. Raghavan, A. Lambrechts, M. Jayapala, F. Catthoor, D. Verkest, H. Corporaal. Very wide register: an asymmetric register file organization for low power embedded processors. Proceedings of DATE, pp. 1066-1071, 2007.

[65] T. Vander Aa, J. Murali, H. Corporaal, F. Catthoor and G. Deconinck. Impact of ILP-improving Code Transformations on Instruction Memory Energy. Proc. of 11th Workshop on Interaction between Compilers and Architectures (INTERACT-11), pp. 8-15, 2007.

[66] C. Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor and H. Corporaal. Design-time application mapping and platform exploration for MP-SoC customized run-time management. IEE Computers & Digital Techniques, Vol. 1, Nr. 2, pp. 120-128, 2007.

[67] K. Denolf, M. Bekooij, J. Cockx, D. Verkest and H. Corporaal. Exploiting the expressiveness of cyclo-static dataflow to model multimedia implementations. EURASIP Journal on Advances in Signal Processing. Special Issue on Transforming Signal Processing Applications into Parallel Implementations, 2007.

[68] K. Denolf, A. Chirila-Rus, P. Schumacher, R. Turney, K. Vissers, D. Verkest and H. Corporaal. A systematic approach to design low power video codec cores. EURASIP Journal on Embedded Systems, Special Issue on Embedded Systems for Portable and Mobile Video Platforms, 2007.

[69] V. Izosimov, P. Pop, P. Eles, Z. Peng, “Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems with Checkpointing and Replication”, IEEE Trans. on Very Large Scale Integrated (VLSI) Systems (accepted for publication).

[70] P. Eles, V. Izosimov, P. Pop, Z. Peng, “Synthesis of Fault-Tolerant Embedded Systems”, Design, Automation, and Test in Europe (DATE 2008), Munich, Germany, March 10-14, 2008, pp. 1117-1122.

[71] D. Karlsson, P. Eles, Z. Peng, “ Model Validation for Embedded Systems Using Formal Method-Aided Simulation”, IET Computers & Digital Techniques Journal (accepted for publication).

[72] V. Izosimov, P. Pop, P. Eles, Z. Peng, “Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints”, Design, Automation, and Test in Europe (DATE 2008), Munich, Germany, March 10-14, 2008, pp. 915-920.

[73] T. Pop, P. Pop, P. Eles, Z. Peng, A, Andrei, “Timing Analysis of the FlexRay Communication Protocol”, Real-Time Systems Journal, Volume 39, Numbers 1-3, August, 2008, pp 205-235.

[74] T. Pop, P. Pop, P. Eles, Z. Peng, A, Andrei, “Analysis and Optimisation of Hierarchically Scheduled Multiprocessor Embedded Systems”, Intl. Journal of Parallel Programming, Special Issue on Multiprocessor-based Embedded Systems, Volume 36, Number 1, February, 2008, pp. 37-67.

[75] D. Karlsson, P. Eles, Z. Peng, “Transactor-based Formal Verification of Real-time Embedded Systems”, in Embedded Systems Specification and Design Languages, Eugenio Villar Editor, Springer, 2008.

[76] Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Peng: Synthesis of Flexible Fault-Tolerant Schedules with Preemption for Mixed Soft and Hard Real-Time Systems, 11th EUROMICRO CONFERENCE on DIGITAL SYSTEM DESIGN (DSD 2008), Parma, Italy, September 3-5, 2008.

[77] S. Mahadevan, F. Angiolini, J. Sparso, L. Benini, J. Madsen, “A Reactive and Cycle-True IP Emulator for MPSoC Exploration, “ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 27, Issue 1, pp 109-122, 2008.

[78] Bengt Jonsson, Simon Perathoner, Lothar Thiele, Wang Yi: Cyclic Dependencies in Modular Performance Analysis ACM & IEEE International Conference on Embedded Software (EMSOFT), ACM Press, Atlanta, Georgia, USA, October, 2008.

[79] Thomas Sporer, Andreas Franck, Iuliana Bacivarov, Michael Beckinger, Wolfgang Haid, Kai Huang, Lothar Thiele, Pier Paolucci, Piergiovanni Bazzana, Piero Vicini, Jianjiang Ceng, Stefan Kraemer, Rainer Leupers: SHAPES - a Scalable Parallel HW/SW Architecture Applied to Wave Field Synthesis. Proc. 32nd Intl Audio Engineering Society

(AES) Conference, Audio Engineering Society, Hillerod, Denmark, pages 175-187, September, 2007.

[80] Sebastian Altmeyer, Christian Hümbert, Björn Lisper, and Reinhard Wilhelm: Parametric timing analysis for complex architectures. Proc. 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 08), Kaohsiung, Taiwan, Aug. 2008

[81] Sebastian Altmeyer and Gernot Gebhard. WCET Analysis for Preemptive Systems. In Raimund Kirner, editor, *Proceedings of the 8th International Workshop on Worst-Case Execution Time (WCET) Analysis*, pages 105-112, Prague, Czech Republic, July 2008. OCG.

[82] Simon Perathoner and Ernesto Wandeler and Lothar Thiele and Arne Hamann and Simon Schliecker and Rafik Henia and Razvan Racu and Rolf Ernst and Michael González Harbour. "Influence of different abstractions on the performance analysis of distributed hard real-time systems." In Journal Design Automation for Embedded Systems, April 2008.

[83] Simon Schliecker and Mircea Negrean and Gabriela Nicolescu and Pierre Paulin and Rolf Ernst. "Reliable Performance Analysis of a Multicore Multithreaded System-On-Chip." In *Proc. 6th International Conference on Hardware Software Codesign and System Synthesis (CODES-ISSS)*, Atlanta, GA, October 2008.

[84] Wu, K., Madsen, J., Kanstein, A., Mladen, B., *MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture*, the Intel. Journal of Electronics (IJE), vol.95, issue 7, pages 761-776, 2008.

[85] Anders Tranberg-Hansen, Jan Madsen, Bjørn Sand Jensen, A Service Based Estimation Method for MPSoC Performance Modelling, to appear in the proceedings of the 3rd International Symposium on Industrial Embedded Systems, June 2008.

[86] Lauwereins, R., Madsen, J., Editors of Design, Automation and Test in Europe, The most influential papers of 10 Years of DATE, Kluwer, March 2008.

3.3 Vision Beyond the Artist2 NoE

As a result of the activities of the execution platforms cluster, a number of powerfull analyses, design and exploration methods are available today. An important direction for future activities within ArtistDesign is to make a step towards large-scale industrial applications by applying these methods to industrial applications in different domains, analyse their strengths and weaknesses, categorize them, integrate them and fit them in industrial design trajectories.

In ArtistDesign we will continue our work on analysis and optimisation of distributed embedded systems, fault tolerance, and energy efficiency. The focus will be on systems with a dynamic nature where we do not assume that a certain worst case constellation is known at design time, but certain decisions regarding resource allocation have to be taken dynamically, at run-time, by still satisfying certain safety and QoS constraints.

ARTIST2 has inspired work on several topics that could not be fully pursued within its lifetime, but have sparked research into directions that now continue within other projects.

- The integration of different levels of Quality-of-Service will be investigated in the AIS Project (http://www.edacentrum.de/ais/)
- In particular, mixing real-time and non-real time processing in a multi-core system is the focus of the Compose project (http://www.ida.ing.tubs.de/en/research/projects/compose/)
- In the scope of the Combest project (http://www.combest.eu), TUBS and ETHZ build on

the foundations of hierarchical event models and scheduling.

- Organic computing has become a Schwerpunktprogramm of the DFG (http://www.organic-computing.de/spp)
- Intertask communication and synchronization in multi-core systems.

4. Cluster Participants

4.1 Core Partners

Cluster Leader (Year 1-3)	
	Lothar Thiele (ETH Zurich)
Technical role(s) within Artist2	Main areas of research: Embedded Systems and Software Artist2 activities and role: Communication Centric Systems: Formal Performance Analysis, Linking Simulation and Verification, Design Space Exploration of Embedded Systems
Research interests	Research interests include models, methods and software tools for the design of embedded systems, embedded software and bioinspired optimization techniques.
Awards / Decorations	In 1986 he received the "Dissertation Award" of the Technical University of Munich, in 1987, the "Outstanding Young Author Award" of the IEEE Circuits and Systems Society, in 1988, the Browder J. Thompson Memorial Award of the IEEE, and in 2000-2001, the "IBM Faculty Partnership Award". In 2004, he joined the German Academy of Natural Scientists Leopoldina. In 2005-2006, he was the recipient of the Honorary Blaise Pascal Chair of University Leiden, The Netherlands.

Activity Leader for NoE Integration: Resource-aware Design	
	Luca Benini (University of Bologna)
Technical role(s) within Artist2	Main areas of research: Execution platforms Other projects involved in: low power design, communication-centric architectures Artist2 activities and role: JPRA Communication centric Systems, JPRA Design for Low Power (activity leader), JPRA Resource-aware design (co-activity leader)
Research interests	Research interests are in computer architecture and computer-aided design of digital systems, with special emphasis on low-power applications and SoC design.
Notable past projects	IST-Clean Contridbutes to the development of low-power design technologies for deep submicron technologies http://clean.offis.de/ MPARM project A collaborative infrastructure for MPSOC research. Virtual simulation platform in SystemC, with a complete software environment http://www-micrel.deis.unibo.it/sitonew/research/mparm.html
Awards / Decorations	IEEE Fellow
Further Information	Visiting professor at EPFL

Activity Leader for Cluster Integration: Communication-centric systems	
	Rolf Ernst (TU Braunschweig)
Technical role(s) within Artist2	Main areas of research: Embedded Systems Artist2 activities and role: Communication Centric Systems: Formal Performance Analysis, Design Space Exploration of Embedded Systems, Sensitivity Analysis of Embedded Systems. System modelling infrastructure: Flexibility Optimization of Embedded Systems.
Research interests	Research interests include embedded architectures, hardware-/software co-design, real-time systems, and embedded systems engineering.

Cluster Leader (Year 4) **Activity Leader for Platform: System Modelling Infrastructure**	
	Jan Madsen (Technical University of Denmark)
Technical role(s) within Artist2	Main areas of research: Embedded Systems Design and Modeling Artist2 activities and role: System Modelling Infrastructure, Communication-Centric, Systems, Design for Low-Power
Research interests	Research interests include high-level synthesis, hardware/software codesign, System-on-Chip design methods, and system level modeling, integration and synthesis for embedded computer systems.
Role in leading conferences/journals/etc	He is Program Chair for DATE07. He has been Tutorial Chair and Program Vice Chair for DATE06, Workshop Chair for

in the area	CODES+ISSS'05, General Chair of CODES '01 and Program Chair of CODES '00. He is on the editorial board of the journal "IEE Proceedings – Computers and Digital Techniques"
Awards / Decorations	In 1995 he received the Jorck's Foundation Research Award for his research in hardware/software codesign

Activity Leader for Cluster Integration: Design for Low Power	
	Petru Eles (Linköping University)
Technical role(s) within Artist2	Main areas of research: Embedded Systems Artist2 activities and role:Communication Centric Systems: analysis, optimisation. Low Power: modeling, optimisation, power management. System modeling infrastructure: modelling and simulation of distributed embedded systems.
Research interests	Research interests include electronic design automation, hardware/software co-design, real-time systems, design of embedded systems and design for testability.
Role in leading conferences/journals/etc in the area	- Associate Editor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; - Associate Editor, IEE Proceedings - Computers and Digital Techniques; - TPC Chair and General Chair, IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS). - Topic chair, Design Automation and Test in Europe (DATE). - Topic Chair, Int. Conference on Computer Aided Design (ICCAD). - Program chair of the Hw/Sw Codesign track, IEEE Real-Time Systems Symposium (RTSS). - TPC Chair IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia). - Steering Committee Chair, IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS).
Awards / Decorations	- Best paper award, European Design Automation Conference (EURO-DAC), 1992.

	- Best paper award, European Design Automation Conference (EURO-DAC), 1994. - Best paper award, Design Automation and Test in Europe (DATE), 2005. - Best presentation award, IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS), 2003. - IEEE Circuits and Systems Society Distinguished Lecturer, for 2004 - 2005.

	Jeroen Voeten (assistant professor at the Information and Communication Systems group, faculty of Electrical Engineering of the Eindhoven University of Technology and research fellow at the Embedded Systems Institute in Eindhoven)
Technical role(s) within Artist2	Main areas of research: formal techniques for the specification, design and implementation of hardware/software systems. Artist2 activities and role: Performance Analysis in the System Design Process
Research interests	Research interests: formal specification and compositional verification of distributed real-time and fault-tolerant systems. Design of technical applications.

4.2 Affiliated Industrial Partners

	Magnus Hellring (Volvo Technology Corporation, Manager Systems and Architecture)
Technical role(s) within Artist2	Architecture and Design of Automotive Embedded Systems

	Roperto Zafalon (STM, Advanced System Technology – Research and Innovation, Manager Low Power System Design)
Technical role(s) within Artist2	Main areas of research: Low Power System Design Artist2 activities and role: JPRA design for low power, JPRA Resource-aware design

	Fabian Wolf (Volkswagen AG)
Technical role(s) within Artist2	Software and Hardware for Embedded Systems in Automotive Applications

	Kai Richter (SymTAVision GmbH)
Technical role(s) within Artist2	Formal Performance Analysis and Optimization of Embedded Systems, Reliable System Integration, Early Architecture Exploration

	Dirk Ziegenbein (Robert Bosch AG)
Technical role(s) within Artist2	Automotive Software Architectures

	Peter Mårtensson (Nokia Denmark)
Technical role(s) within Artist2	Platform architectures for mobile terminals

	Matthias Gries (Intel Germany)
Technical role(s) within Artist2	Microprocessor Technology Lab, new computer architecture for embedded systems

	Rune Domsteen (Prevas A/S)
Technical role(s) within Artist2	Embedded systems platform development

	Bjørn Sand Jensen (Bang & Olufsen ICEpower)
Technical role(s) within Artist2	Execution platforms for audio signal processing

4.3 Affiliated Academic Partners

	Axel Jantsch (Royal Institute of Technology Stockholm)
Technical role(s) within Artist2	Design Methodology for Embedded Systems

	Giovanni DeMicheli (EPFL Lausanne)
Technical role(s) within Artist2	Main areas of research: Design Methodology for Embedded Systems, Low Power Design

	Artist2 activities and role: JPRA communication centric design

	Donatello Sciuto (Politecnico Di Milano)
Technical role(s) within Artist2	Design Methodology for Embedded Systems, Low Power Design

	Ed Deprettere (University Leiden, The Netherlands)
Technical role(s) within Artist2	Main areas of research: Design Methodology for Embedded Systems, Signal and Image Processing, Algorithm Design and Mapping Artist2 activities and role: Preparation of ARTIST2 Workhsop on Embedded Systems in Leiden, The Netherlands; Visists to Zurich in order to discuss on JPRA “Communication Centric Systems”.

	Eugenio Villar, Pablo Sanchez (Universidad de Cantabria)
Technical role(s) within Artist2	Design and Implementation of Embedded H/S Systems

	Geert Deconinck (Katholiecke Universiteit Leuven)
Technical role(s) within Artist2	Dependability, embedded systems, control & automation, real-time, robust communication, interdependencies, critical information infrastructure protection

	Juergen Teich (University of Erlangen-Nuremberg)
Technical role(s) within Artist2	Expertise in FPGA technology and dependable system design.

	Luciano Lavagno (Politechnico di Turino)
Technical role(s) within Artist2	Asynchronous Circuit Design and Testing, H/S Codesign

4.4 Affiliated International Partners

	Sharon Hu (University of Notre Dame)
Technical role(s) within Artist2	Design for Low Power

5. Internal Reviewers for this Deliverable

Prof. Paul Pop (Informatic and Mathematical Modeling, Technical University of Denmark)

Prof. Michael R. Hansen (Informatic and Mathematical Modeling, Technical University of Denmark)