


Guided Design Space Exploration of Heterogeneous MPSoCs

Bastian Ristau


1st Workshop on Mapping Applications to MPSoCs, Schloss Rheinfels
June 17, 2008

The Design Space Exploration Problem: Finding the Right System and Mapping

Application (e.g. 802.11a)




MPSoC (e.g. Tomahawk)





Objectives: Power, Performance, Flexibility, Area, ...

Platform Concept




Design Space Exploration Approach





Concept: Nodes communicating via ports over edges



- Nodes = Tasks | Processors
- Ports = Input and output data | Ports
- Edges = Ctrl and data flow | Interconnect

- Task = Fetch → execute → write back (no side effects)
 - Loops & option blocks wrapped into single node
- Multiple abstraction levels (nodes can contain nodes)
- Graphs almost acyclic and in SSA form
-
- Limitations: Streaming
- Moving to ... Data Flow Graphs

Excel tables generated from application model

	A	B	C	D	E	F	G	H	I
1	Mapping Table for ieee80211aRxS								
2									
3	Please insert cycle counts for architectures in columns. (At least one entry in each white row required for DSE.)								
4									
5									
6	Level	Function	EVP	XCE	ARM				
7	0	ieee80211aRxS							
8	1	DecodingEpilog		10					
9	1	uml:DecisionNode			1				
10	1	Acquisition							
11	2	AcquisitionInnerProlog		10					
12	2	AcquisitionMain							
13	3	AcquisitionMainInnerEpilog		10					
14	3	AcquisitionMainInnerProlog		10					
15	3	ieee80211aSRxAcquisition		10					
16	1	Decoding							
17	2	DecodingEpilog		10					
18	2	uml:DecisionNode							
19	2	LTFProcessing							
20	3	LTFProcessingInnerEpilog		10					
21	3	LTFProcessingInnerProlog		10					
22	3	ieee80211aSRxLCE		108					
23	3	LTFFFT		120					


Model
outline

Cycle Counts
(Power figures, etc.)
provided by system
designer

Excluding suboptimal mappings
by leaving cells blank

➔ Utilizing Knowledge of System Designer


Parallelism profiles reveal distribution of parallelism.




Useful for determining 1st architecture, if

- Profile is independent of concrete architecture
- Profile is independent of underlying schedule


Using parallelism profiles for performance estimation




Parallelism Analysis Example




(Exemplary results for a task graph w/ 1000 tasks
and two processor types)



relative speed-up curve




estimation error compared to
TLM simulation



Mapping = Assignment of graph elements to graph elements

- Node → (Node, start) (task & data transfer mapping)
- Edge → (Node, address) (data mapping)
- Port → Port (task & data transfer mapping)


= Strip Packing



Currently implemented methods:

- ❑ Strip packing
- ❑ ASAP & ALAP w/o machine restrictions
- ❑ List ASAP, EDF & LL


TGFF Task Mapping Results




- Application: 32 nodes, 8 node types, max in/out degree = 2
- Architecture: 1 RISC, 2 DSPs

Comparison of ListEDF and ListASAP

ListEDF




ListASAP



Problem in ListASAP: Data liveness


= Shelf Packing




- Fixed total height and width
→ Minimize heights in each shelf
- Memory selection
→ weighted shelf selection
- Interference
→ “order” conditions

1. Two graph transformations

- Insert transfer nodes, if data transfer is needed




- Insert task dependencies, if two tasks mapped to same resource





2. Task mapping (w/ given spatial task mapping)

Evaluation of Mapping Result

MS Project XML generated from mapping result



Visualization and analysis allows identification of bottlenecks and unveils possibilities for system improvement



Applications: Instruction Level

MP-SoC: SAMIRA DSP

→ Large Control & Data Flow Graphs

→ 21 Processors, 5 Memories

Example of Utilizing Mapping Result for System Improvement

Load Analysis (for various Signal Processing Algorithms)


Functional Unit	Average Load
decoder	67%
salu1	42%
salu4	16%
sshift	15%
salu2	14%
smem	12%
smul	12%
vmem	9%
...	...

Example of Utilizing Mapping Result for System Improvement


Load Analysis: High Load in Decoder

Idea: Add Second Decoder


Result:



Passing Results to TLM



- Head towards multiple standards running in parallel



- Automate generation of task graphs

