











A Predictable Multiprocessor Design-Flow for Streaming Applications Presentation

**Sander Stuijk, AmirHossein Ghamarian, Twan Basten,
Marc Geilen, Bart Theelen and Henk Corporaal**
1st Workshop on Mapping of Applications to MPSoCs

Department of Electrical Engineering
Electronic Systems








13 Streaming application SDFG

TU/e




Throughput constraint: 0.07 firings / time-unit

Electronic Systems

14 SDFG-based MP-SoC design-flow


TU/e



Electronic Systems

15 SDFG-based MP-SoC design-flow


TU/e




Electronic Systems

16 Memory dimensioning and constraint refinement

TU/e



Electronic Systems



18 Tile binding TU/e

- Actors sorted on "criticality"
 - Related to notion of cycle-mean in HSDF
- Binding considers
 - Processing load
 - Memory load
 - Communication load
 - Communication latency
- Cost function weights alternative tiles


$$\text{cost}(t) = c_1 \cdot l_p(t) + c_2 \cdot l_m(t) + c_3 \cdot l_c(t) + c_4 \cdot l_l(t)$$
- Greedy strategy with one optimization pass after initial binding





Electronic Systems





19 Scheduling TU/e





- Static-order scheduling between actors
 - Order actor firings of an application on a processor
 - List-scheduling algorithm
- TDMA scheduling between applications
 - Provide timing independence between applications
 - Binary search algorithm using fast throughput analysis technique

Electronic Systems










- SDF³ implements the NoC-based MP-SoC design flow
 - Input/output of each step is described in XML
 - XML can be transformed to HTML
 - Command-line tool and C/C++ API available



Electronic Systems

- MP-SoC design-flow and SDF³ toolkit available at www.es.ele.tue.nl/sdf3
- First design-flow which maps SDFG to NoC-based MP-SoC
- Considers scheduling on processing, storage and communication resources
- Flow based on trade-offs between storage space, latency and bandwidth
- Most of the steps in the design-flow require milliseconds to complete for realistic applications

Electronic Systems