



**SystemCoDesigner@Map2MPSoC**




**Joachim Falk, Jens Gladigau, Michael Glaß, Martin Lukasiewicz,  
Joachim Keinert, Thomas Schlichter, Martin Streubühr,  
Christian Haubelt, Jürgen Teich**

**Hardware/Software Co-Design  
University of Erlangen-Nuremberg**

# JPEG Decoder Application

```
0100100010010101111100101101010111111111111000000110000  
1111110000001100001110101011111100000000000011110100100  
00101011111100101101010111111111111000000110000010010001  
1111110000001100001110100000000111101001000101111110000
```




## ➤ Some Questions:



- Run everything in software? How many processor cores?
- Design a hardware accelerator for this application?
- Compute only parts in hardware?




# MPSoC Platform



# Mapping



Automatic Mapping




- Overview
- Design Space Exploration
- Embedded Software Generation
- Performance Evaluation
- Case study
- Conclusions

- System synthesis comprises:
  - Resource allocation
  - Actor binding
  - Channel mapping
  - Transaction routing
  
- Idea:
  - Formulate system synthesis problem as 0-1 ILP
  - Use Pseudo-Boolean (PB) solver to find a feasible solution
  - Use Multi-Objective Evolutionary Algorithm (MOEA) to optimize Decision Strategy of the PB solver


# System Synthesis (Resource Allocation)

- $R$  denotes the set of resources
- Resource activation  $\alpha: R \rightarrow \{0, 1\}$
- $\alpha(r) = 1$  denotes resource activation
- $\alpha(r) = 0$  denotes resource deactivation



# System Synthesis (Actor Binding)


- $A$  denotes the set of actors
- Actor binding activation  $\alpha: A \times R \rightarrow \{0, 1\}$
- $\alpha(a, r) = 1$  binds actor  $a$  onto resource  $r$
- $\forall a \in A: \sum \alpha(a, r) = 1$  (Each actor is bound exactly once)






# System Synthesis (Channel Mapping)






- $C$  denotes the set of channels
- Channel mapping activation  $\alpha: C \times R \rightarrow \{0, 1\}$
- $\alpha(c, r) = 1$  maps channel  $c$  onto resource  $r$
- $\forall c \in C: \sum \alpha(c, r) = 1$  (Each channel is mapped exactly once)



- Additional variables for transactions (memory accesses)  
 $t_{a,c,r,n}, t_{c,a,r,n} \in \{0, 1\}$
- $n$  is the communication step
- Set of constraints
  - Transaction has to start or end at the resource a sending/receiving actor is bound to, respectively
  - Each transaction must not visit a resource more than once
  - Successive communication steps must be performed on adjacent resources




# Design Space Exploration



# Agenda


- Overview
- Design Space Exploration
- Embedded Software Generation
- Performance Evaluation
- Case study
- Conclusions

# SystemC Advantages



- Permits hardware/software co-design
- Actor-oriented design
  - Network graph
  - Channels
  - Actors
- Actors are only allowed to communicate via channels


# SystemC Disadvantages



- Complex control flow and unstructured channel accesses prevent optimal implementations of the application

```
class PPM_Sink: public sc_module {
void process() {
while(1) {
dimX = i2.read();
dimY = i2.read();
pixels = dimX*dimY;
printHeader();
for (int n=0; n<pixels; n++)
printPixel(i1.read());
}
};
```




# Single Processor Scheduling



```
schedule() {  
  while(true) {  
    forall actors a ∈ A {  
      if is_executable(a) {  
        execute(a)
```


Potential  
scheduling  
overhead

# SystemCoDesigner Modeling Approach






- SystemMoC – SystemC library for actor-based design
  - Actor functionality (member functions and variables)
  - Communication behavior (activation pattern)



# Hierarchy of Streaming MoCs



BDF and larger: Turing complete

FunState  $\approx$  RPN

RPN: Reactive Process Network

DDF: Dynamic Dataflow

KPN: Kahn Process Network

BDF: Boolean Dataflow


CSDF: Cyclo-Static Dataflow

SDF: Synchronous Dataflow

HSDF: Homogeneous SDF

[Basten@MoCC2008]

# Improvement



```


schedule() {
  while(true) {
    if is_executable(inv. ZigZag) {
      execute(inv. ZigZag)
      execute(IDCT2D)
    }
    forall actors a ∈ A_dyn {
      if is_executable(a) {
        execute(a)
      }
    }
  }
}

```


- JPEG Decoder example
  - speedup by a factor of two.
- Synthetic benchmarks
  - speedup up to a factor of 10.

# The Situation

- We got a dataflow graph
  - Some actors, or even the topology, are unknown
  - But a subgraph of SDF actors is known
  - We want to exploit this Situation




# Clustering (SDF)




$$\tau = (2*a_1, 1*a_2, 2*a_3)$$

# Clustering (CSDF)




$$\tau = ((1*a_1, 1*a_3), (1*a_1, 1*a_2, 1*a_3))$$

# Clustering 2 (CSDF)




# Clustering (dynamic dataflow)





# Clustering Results



## ➤ Real world example

- JPEG QCIF (176x144) decoding
- Dynamic scheduling obtained 88ms per frame
- After clustering of the IDCT and the InvZigZag actor 42ms per frame were obtained.
- Whole system speedup by a factor of two.


## ➤ Synthetic benchmarks

- Ten random graphs with 60 nodes and 5000 clusters
- Maximal speedup found per graph is by a factor of 10.
- Selection of actors for clustering has a huge impact on the obtained speedup.

# Agenda


- Overview
- Design Space Exploration
- Embedded Software Generation
- **Performance Evaluation**
- Case study
- Conclusions

# Actor Synthesis




Hardware Synthesis

Software Synthesis








**FORTE**  
DESIGN SYSTEMS

delay, area,  
power



simplex sigillum veri  
**VaST**<sup>TM</sup>

# Communication Synthesis




HW/SW Performance Estimation

# Writing the Architecture Model

```

<resources>
  <component name=„μController" scheduler="FCFS">
    <parameter type="RUNNING" value=„140 mW" />
    <parameter type="IDLE" value=„5 mW" />
    <parameter type="STALLED" value=„40 mW" />
    <parameter type="transaction_delay" value=„1 ns" />
  </component>
  ...
</resources>

```




# Configuring the Mapping (1/2)

```

<mappings>
  <mapping source=„Parser“ target=„µController“>
    <timing delay=„100 us“/>
  </mapping>
  <mapping source=„Huffman“ target=„µController“>
    <timing delay=„650 us“/>
  </mapping>
  ...
</mappings>

```



# Implementation (Transaction Routing)


```

<topology>

  <route type="blocking" source="InBuffer" destination="Parser">
    <hop name="MemCtrl"/>
    <hop name="Bus"/>
    <hop name="μController"/>
  </route>



  ...
</topology>

```




# Timing Simulation

automatic source code instrumentation by placing wait statements here






# Virtual Processing Components



# Tracing





letter	task state
“ “	task inactive
R / r	running
B / b	task blocked
W / w	task preempted (waiting)

blocking read



execution on ARM

```
MEMCTRL:/scAmsg_cf_t.Source_t.PreProc_1_2_t.PreProc\  
AHB:/scAmsg_cf_t.Source_t.PreProc_1_2_t.PreProc\  
ARM9EJ:/scAmsg_cf_t.Source_t.PreProc_1_2_t.PreProc\  
ARM9EJ:/scAt.PreProc\  
ARM9EJ:/scAmsg_t.PreProc_2_cf_t.PreProc_t.MP3_1\  
AHB:/scAmsg_t.PreProc_2_cf_t.PreProc_t.MP3_1\  
MEMCTRL:/scAmsg_t.PreProc_2_cf_t.PreProc_t.MP3_1\  
MEMCTRL:/scAmsg_cf_t.PreProc_t.MP3_1_2_t.MP3\  
AHB:/scAmsg_cf_t.PreProc_t.MP3_1_2_t.MP3\  
ARM9EJ:/scAmsg_cf_t.PreProc_t.MP3_1_2_t.MP3\  
AFE:/scAt.Play\
```





blocking write

# Power Evaluation




```
MEMCTRL:/scAmsg_cf_tSource_tPreProc_1_2_tPreProc\  
AHB:/scAmsg_cf_tSource_tPreProc_1_2_tPreProc\  
ARM9EJ:/scAmsg_cf_tSource_tPreProc_1_2_tPreProc\  
ARM9EJ:/scAt.PreProc\  
ARM9EJ:/scAmsg_tPreProc_2_cf_tPreProc_tMP3_1\  
AHB:/scAmsg_tPreProc_2_cf_tPreProc_tMP3_1\  
MEMCTRL:/scAmsg_tPreProc_2_cf_tPreProc_tMP3_1\  
MEMCTRL:/scAmsg_cf_tPreProc_tMP3_1_2_tMP3\  
AHB:/scAmsg_cf_tPreProc_tMP3_1_2_tMP3\  
ARM9EJ:/scAmsg_cf_tPreProc_tMP3_1_2_tMP3\  
AFE:/scAtPlay\  
w
```



# Agenda

- Overview
- Design Space Exploration
- Embedded Software Generation
- Performance Evaluation
- **Case study**
- **Conclusions**

# Motion JPEG (1/2)



- Baseline profile without subsampling (interleaved/non-interleaved)
- 5650 SystemoC LoC
  - 4 PDs specification and interface definition
  - 16 PDs module implementation
  - 14 PDs integration and debugging (~ 3 PDs integration)
  - 4 PDs SCD SystemoC code adaptation
- Any HW/SW implementation on Xilinx Virtex II FPGA (50 MHz) ✓
  - HW only implementation QCIF@65frames/second)

# Motion JPEG (2/2)

# SW Actors	Latency	Throughput	LUTs	FFs	BRAM
0	15.63 ms (12.61 ms)	65.0 fps (81.1 fps)	40 467 (44 878)	14 508 (15 078)	47 (72)
1	23.49 ms (25.06 ms)	43.0 fps (40.3 fps)	35 033 (41 585)	11 622 (12 393)	72 (96)
8	6 275 ms (4 465 ms)	0.16 fps (0.22 fps)	15 064 (17 381)	7 540 (8 148)	63 (63)
all	10 030 ms (8 076 ms)	0.10 fps (0.13 fps)	1 893 (2 213)	1 086 (1 395)	29 (29)

7,600 solutions evaluated  
366 non-dominated solutions  
evaluation time 30.44s/solution

# Agenda

- Overview
- Design Space Exploration
- Embedded Software Generation
- Performance Evaluation
- Case study
- **Conclusions**




# Conclusions


- SystemCoDesigner automatically maps applications to MPSoC platforms
- SystemCoDesigner application model permits an automatic detection of restricted MoC
- Thus, making available design methods applicable
- SystemCoDesigner uses a combination of PB solver and MOEA to perform automatic exploration
- By automatically generating performance models

# Project Partners

network  
controller  
design



automotive EE  
architecture  
exploration



- Alcatel-Lucent AG
- Audi AG
- Cadence Design Technologies
- Daimler AG
- Forte Design Systems
- Fraunhofer Institute for Integrated Circuits
- IBM Germany, GmbH
- Infineon Technologies AG
- VaST Systems

SoC optimization  
and prototyping

