





1

## **Graduate Course on Embedded Control Systems: Theory and Practice**



Scuola Superiore Sant'Anna, Pisa 8-12 June 2009

#### **Program at glance**

- Day 1: Mon. July 8 Real-Time Day
- Day 2: Tue. July 9 Platform Day
- Day 3: Wed. July 10 Control Day
- Day 4: Thu. July 11 Networks Day
- Day 5: Fri. July 12 Judgment Day

#### Mon. July 8 – Real-Time Day

- 09:00 Introduction to real-time systems (Giorgio Buttazzo)
- 10:30 Coffee Break
- 11:00 Real-time scheduling and resource management
- 13:00 Lunch Break
- 14:00 Aperiodic Scheduling and Reservations
- 16:00 Break
- 16:30 dsPic architecture: overview (Mauro Marinoni)
- 18:30 End of Session

#### **Tue. July 9 – Platform Day**

- 08:30 Operating systems for micro-controllers (Paolo Gai)
- 10:30 Coffee Break
- 11:00 The OSEK standard (Paolo Gai)
- 13:00 Lunch Break
- 14:00 The Erika kernel (Paolo Gai)
- 16:00 Break
- 16:30 Lab practice on Flex and Erika (Mauro Marinoni)
- 18:30 End of Session

#### Wed. July 10 – Control Day

- 08:30 Integrated control and scheduling (Karl-Erik Arzen)
- 10:30 Coffee Break
- 11:00 Control of computing systems (Karl-Erik Arzen)
- 13:00 Lunch Break
- 14:00 Lab practice on control (Anton Cervin)
- 16:00 Break
- 16:30 Lab practice on control (Anton Cervin)
- 18:30 End of Session

#### Thu. July 11 – Network Day

- 08:30 Real-Time Networks (Luis Almeida)
- 10:30 Coffee Break
- 11:00 Medium Access Control (Luis Almeida)
- 13:00 Lunch Break
- 14:00 Networked control systems (Anton Cervin)
- 16:00 Break
- 16:30 Lab practice on networks (Anton Cervin)
- 18:30 End of Session

#### Fri. July 12 – Judgment Day

09:00 Final Exam (3 credits)

- 13:00 Lunch Break
- 14:00 Lab practice

#### 18:00 Closing remarks and certificates

## Real-Time Scheduling

#### **Giorgio Buttazzo**


Scuola Superiore Sant'Anna, Pisa E-mail: buttazzo@unipv.it



Provide some background of RT theory that you can apply for implementing RT control applications:


- Terminology and models
- Basic results on periodic scheduling
- Aperiodic task handling
- Inter-task communication
- Overload and QoS management

#### **Real-Time system**



# A computing system able to respond to events within precise timing constraints.

#### **Real-Time system**




It is a system in which the correctness depends not only on the output values, but also on the time at which results are produced.

## **Typical applications**

- flight control systems
- robotics
- automotive applications
- multimedia systems
- virtual reality
- small embedded devices
  - $\Rightarrow$  cell phones
  - $\Rightarrow$  digital TV
  - $\Rightarrow$  videogames
  - $\Rightarrow$  intelligent toys













#### Implications

- Timing constraints are imposed by the dynamics of the environment.
- The tight interaction with the environment requires the system to react to events within precise timing constraints.




#### **Multi-level feedback control**



#### **Software Vision**

#### computer




## **Traditional Approach**

- In spite of this large application domain, most of RT applications are designed using empirical techniques:
  - assembly programming
  - timing through dedicated timers
  - control through driver programming
  - priority manipulations

#### The resulting SW can be very efficient, but ...

#### Disadvantages

- 1. Tedious programming which heavily depends on programmer's ability
- 2. Difficult code understanding



### An efficient C program

```
int a[1817];
main(z,p,q,r)
 for(p=80;q+p-80;p-=2*a[p])
  for(z=9;z--;)
   q=3\&(r=time(0)+r*57)/7, q=q?q-1?
     q-2?1-p%79?-1:0:p%79-77?
   1:0:p<1659?79:0:p>158?-79:0,
     q?!a[p+q*2]?a[p+=a[p+=q]=q]=q:0:0;
 for(;q++-1817;)
  printf(g%79?"%c":"%c\n"," Û"[!a[g-1]]);
}
```

#### **Disadvantages**


- 3. Difficult software maintainability
  - Complex appl.s consists of millions lines of code
  - Code understanding takes more that re-writing
  - But re-writing is VERY expensive and bug prone
- 4. Difficult to verify timing constraints without explicit support from the OS and the language

#### Implications

- Such a way of programming RT applications is very dangerous.
- It may work in most situations, but the risk of a failure is high.
- When the system fails is very difficult to understand why.



#### **Real-Time** ≠ **Fast**



## **Speed vs. Predictability**

- The objective of a <u>real-time</u> system is to guarantee the timing behavior of each individual task.
- The objective of a <u>fast</u> system is to minimize the average response time of a task set.
   But ...

**Don't trust average** when you have to guarantee individual performance

#### **Lessons learned**

- Tests are not enough for real-time systems
- Intuitive solutions do not always work
- Delay should not be used in real-time tasks

#### A safe approach:

- use predictable kernel mechanisms
- analyze the system to predict its behavior

### Achieving predictability


- The operating system is the part most responsible for a predictable behavior.
- Concurrency control must be enforced by:
  - $\Rightarrow$  appropriate scheduling algorithms
  - $\Rightarrow$  appropriate syncronization protocols
  - $\Rightarrow$  efficient communication mechanisms
  - ⇒ predictable interrupt handling
  - $\Rightarrow$  overload management

# Let's review the main scheduling results

## Terminology

• Task (or thread)


is a sequence of instructions that in the absence of other activities is continuously executed by the processor until completion.



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

#### **Tasks and jobs**

A task is an infinite sequence of instances (jobs):




#### **Activation modes**

#### • <u>Time driven</u>: periodic tasks

the task is automatically activated by the kernel at regular intervals.

 Event driven: aperiodic tasks the task is activated upon the arrival of an event or through an explicit invocation of


the activation primitive.



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

#### **Aperiodic task model**

- Aperiodic:  $r_{i,k+1} > r_{i,k}$
- **Sporadic:**  $r_{i,k+1} \ge r_{i,k} + T_i$



### Scheduling

- A scheduling algorithm is said to be:
  - preemptive: if the running task can be temporarely suspended in the ready queue to execute a more important task.
  - non preemptive: if the running task cannot be suspended until completion.

#### Schedule


A **schedule** is a particular assignment of tasks to the processor.

Given a task set  $\Gamma = \{\tau_1, ..., \tau_n\}$ , a schedule is a mapping  $\sigma : \mathbb{R}^+ \to \mathbb{N}$  such that  $\forall t \in \mathbb{R}^+, \exists t_1, t_2 :$ 

$$t \in [t_1, t_2)$$
 e  $\forall t' \in [t_1, t_2) : \sigma(t) = \sigma(t')$ 


$$\sigma(t) = \left\{ \begin{array}{ll} k > 0 & \mbox{if } \tau_k \mbox{ is running} \\ 0 & \mbox{if the processor is idle} \end{array} \right.$$

#### A sample schedule



At time  $t_1$ ,  $t_2$ ,  $t_3$ , e  $t_4$  a **context switch** is performed. Each interval [ $t_i$ ,  $t_{i+1}$ ) is called a **time slice**.

#### A preemptive schedule



#### **Definitions**

- A schedule σ is said to be <u>feasible</u> if all the tasks are able to complete within a set of constraints.
- A set of tasks Γ is said to be schedulable if there exists a feasible schedule for it.


## **Types of constraints**

- Timing constraints
  - activation, completion, jitter.
- Precedence constraints

- they impose an ordering in the execution.


- Resource constraints
  - they enforce a synchronization in the access of mutually exclusive resources.

### **Precedence graph**




### **Resource constraints**

To preserve data consistency, shared resources must be accessed in mutual exclusion:



### **Mutual exclusion**

However, mutual exclusion introduces extra delays:



### **Timing constraints**

Can be explicit or implicit.


#### Explicit constraints

Are included in the specification of the system activities.

#### **Examples**


- open the valve in 10 seconds
- send the position within 40 ms
- read the altimeter every 200 ms

### **Real-Time tasks**



- $\mathbf{r_i}$  release time (arrival time  $\mathbf{a_i}$ )
- s<sub>i</sub> start time
- C<sub>i</sub> worst-case execution time (wcet)
- **d**<sub>i</sub> absolute deadline
- **D**<sub>i</sub> relative deadline
- **f**<sub>i</sub> finishing time

### **Other parameters**




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

42

### **Jitter**


#### It is the time variation of a periodic event:

#### **Finishing-time Jitter**




### **Other types of Jitter**

#### **Start-time Jitter**



**Completion-time Jitter (I/O jitter)** 



### **Task Criticality**

#### HARD tasks

All jobs must meet their deadlines. Missing a deadline may cause catastrophical effects.

#### **SOFT tasks**

Missing deadlines is not desired but causes only a performace degradation.

An operating system able to handle hard tasks is called a hard real-time system.

#### **Typical HARD tasks**

- sensory acquisition
- low-level control
- sensory-motor planning

#### **Typical SOFT tasks**


- reading data from the keyboard
- user command interpretation
- message displaying
- graphical activities


#### Implicit constraints

 do not appear in the system specification, but must be respected to meet the requirements.

#### Example

What's the time validity of a sensory data?






Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


48

#### **Worst-case reasoning**




$$D = sensor visibility$$

$$v(T_s + \Delta) + X_b < D$$




$$v(T_s + \Delta) + \frac{v^2}{2\mu g} < D$$

$$T_{s} < \frac{D}{v} - \frac{v}{2\mu g} - \Delta$$




### **Example 2: contour following**



#### Goal

Move at velocity **v** along the surface tangent, exerting a force  $F < F_{max}$  along its normal direction.

### **Worst-case reasoning**



Lenght covered by the robot after the contact:


$$L = vT_s + x_f$$

$$x_{f} = \int_{0}^{\infty} v(t)dt = \int_{0}^{\infty} v_{0}e^{-t/\tau_{d}} dt = -v_{0}\tau_{d} (e^{-\infty} - e^{0}) = v_{0}\tau_{d}$$
$$L = v(T_{s} + \tau_{d})$$

Force on the robot tool: (K = elastic coefficient)


$$F = KL = v(T_s + \tau_d) < F_{max}$$

#### Condition on the sampling period:



# The general scheduling problem

Given a set  $\Gamma$  of n tasks, a set **P** of m processors, and a set **R** of r resources, find an assignment of **P** and **R** to  $\Gamma$  which produces a feasible schedule.



### Complexity

- In 1975, Garey and Johnson showed that the general scheduling problem is NP hard.
- However, polynomial time algorithms can be found under particular conditions.

### Complexity

It's important to find polynomial time algorithms.

number of tasks n = 30elementary step  $= 1 \mu s$ 


- Alg. 1: O(n) **30 µs**
- Alg. 2:  $O(n^6)$  **12 min**
- Alg. 3:  $O(6^n)$  7 billions of years

### **Simplifying assumptions**

- Single processor
- Omogeneous task sets
- Fully preemptive tasks
- Simultanoeus activations
- No precedence constraints
- No resource constraints

## Periodic Task Scheduling

### **Problem formulation**



For each periodic task, guarantee that:

- each job  $\tau_{ik}$  is activated at  $r_{ik} = (k-1)T_i$
- each job  $\tau_{ik}$  completes within  $d_{ik} = r_{ik} + D_i$

### Timeline Scheduling (cyclic scheduling)

It has been used for 30 years in military systems, navigation, and monitoring systems.

#### Examples


- Air traffic control
- Space Shuttle
- Boeing 777

### **Timeline Scheduling**

#### **Method**


- The time axis is divided in intervals of equal length (*time slots*).
- Each task is statically allocated in a slot in order to meet the desired request rate.
- The execution in each slot is activated by a timer.

### Example




 $\Delta = \text{GCD}$  (minor cycle)

T = lcm (major cycle)



### Implementation



### **Timeline scheduling**

#### **Advantages**

- Simple implementation (no real-time operating system is required).
- Low run-time overhead.
- It allows jitter control.

### **Timeline scheduling**

**Disadvantages** 

- It is not robust during overloads.
- It is difficult to expand the schedule.
- It is not easy to handle aperiodic activities.

### **Problems during overloads**


What do we do during task overruns?

- Let the task continue
  - we can have a *domino effect* on all the other tasks (timeline break)
- Abort the task
  - the system can remain in inconsistent states.

### Expandibility


If one or more tasks need to be upgraded, we may have to re-design the whole schedule again.

**Example:** B is updated but  $C_A + C_B > \Delta$ 



### Expandibility


 We have to split task B in two subtasks (B<sub>1</sub>, B<sub>2</sub>) and re-build the schedule:




Guarantee: 
$$\begin{cases} C_A + C_{B1} \leq \Delta \\ C_A + C_{B2} + C_C \leq \Delta \end{cases}$$

### Expandibility

If the frequency of some task is changed, the impact can be even more significant:



### Example




# **Priority Scheduling**

#### Method

- Each task is assigned a priority based on its timing constraints.
- We verify the feasibility of the schedule using analytical techniques.
- Tasks are executed on a priority-based kernel.

# **Priority Assignments**



Rate Monotonic (RM):

 $p_i \propto 1/T_i$  (static)

#### • Earliest Deadline First (EDF):


 $\mathbf{p_i} \propto \mathbf{1/d_i}$  (dynamic)  $d_{i,k} = r_{i,k} + D_i$ 

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

 $D_i = T_i$ 

# Rate Monotonic (RM)

 Each task is assigned a <u>fixed</u> priority proportional to its rate.



#### How can we verify feasibility?

Each task uses the processor for a fraction of time:

$$U_i = \frac{C_i}{T_i}$$

• Hence the total **processor utilization** is:

$$U_p = \sum_{i=1}^n \frac{C_i}{T_i}$$

•  $U_p$  is a misure of the processor load


#### A necessary condition

If  $U_p > 1$  the processor is overloaded hence the task set cannot be schedulable.


However, there are cases in which  $U_p < 1$  but the task is not schedulable by RM.

# An unfeasible RM schedule

$$U_p = \frac{3}{6} + \frac{4}{9} = 0.944$$



# **Utilization upper bound**




# **NOTE:** If $C_1$ or $C_2$ is increased, $\tau_2$ will miss its deadline!

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


79





The upper bound  $U_{ub}$  depends on the specific task set.

# The least upper bound




#### **A sufficient condition**

If  $U_p \leq U_{lub}$  the task set is certainly schedulable with the RM algorithm.


#### NOTE

If  $U_{lub} < U_p \le 1$  we cannot say anything about the feasibility of that task set.

# **Basic results**



In 1973, Liu & Layland proved that a set of *n* periodic tasks can be feasibly scheduled



### RM bound for large n

$$U_{\rm lub}^{RM} = n(2^{1/n} - 1)$$


for 
$$n \to \infty$$
  $U_{lub} \to ln 2$ 

# **Schedulability bound**







CPU%




# A special case


If tasks have harmonic periods U<sub>lub</sub> = 1.






### **Schedulability region**







Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

89

# **RM Optimality**

**RM** is **optimal** among all <u>fixed priority</u> algorithms:


If there exists a fixed priority assignment which leads to a feasible schedule for  $\Gamma$ , then the RM assignment is feasible for  $\Gamma$ .

If  $\Gamma$  is not schedulable by RM, then it cannot be scheduled by any fixed priority assignment.

# **EDF Optimality**


**EDF** is **optimal** among <u>all</u> algorithms:

If there exists a feasible schedule for  $\Gamma$ , then EDF will generate a feasible schedule.




### **Critical Instant**

For any task  $\tau_i$ , the longest response time occurs when it arrives together with all higher priority tasks.




### **The Hyperbolic Bound**


• In 2000, **Bini et al.** proved that a set of *n* periodic tasks is schedulable with RM if:




### **Schedulability region**



### **Schedulability region**




### **Extension to tasks with D < T**



#### **Scheduling algorithms**

- Deadline Monotonic:  $p_i \propto 1/D_i$  (static)
- Earliest Deadline First:  $\mathbf{p}_i \propto \mathbf{1/d}_i$  (dynamic)

### **Deadline Monotonic**




**Problem with the Utilization Bound** 

$$U_p = \sum_{i=1}^n \frac{C_i}{D_i} = \frac{2}{3} + \frac{3}{6} = 1.16 > 1$$

#### but the task set is schedulable.

### How to guarantee feasibility?



Fixed priority: Response Time Analysis (RTA)
EDF: Processor Demand Criterion (PDC)

# Response Time Analysis [Audsley '90]


 For each task τ<sub>i</sub> compute the interference due to higher priority tasks:

$$I_i = \sum_{D_k < D_i} C_k$$

compute its response time as

$$R_i = C_i + I_i$$

• verify if  $R_i \leq D_i$ 



### **Computing the response time**

$$R_i = C_i + \sum_{k=1}^{i-1} \left\lceil \frac{R_i}{T_k} \right\rceil C_k$$

#### **Iterative solution:**

$$\begin{cases} R_i^0 = C_i \\ R_i^s = C_i + \sum_{k=1}^{i-1} \left[ \frac{R_i^{(s-1)}}{T_k} \right] C_k \end{cases} \text{ iterate until } \\ R_i^s > R_i^{(s-1)} \end{cases}$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

101


#### Processor Demand Criterion [Baruah, Howell, Rosier 1990]

In any interval of time, the computation demanded by the task set must be no greater than the available time.

 $\forall t_1, t_2 > 0, \quad g(t_1, t_2) \leq (t_2 - t_1)$ 

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

102




The demand in  $[t_1, t_2]$  is the computation time of those jobs started at or after  $t_1$  with deadline less than or equal to  $t_2$ :


$$g(t_1, t_2) = \sum_{\substack{r_i \ge t_1}}^{d_i \le t_2} C_i$$

#### **Processor Demand**

For synchronous task sets we can only analyze intervals [0,L]




#### **Processor Demand Test**




#### Question

How can we bound the number of intervals in which the test has to be performed?



# **Bounding complexity**

 Since g(0,L) is a step function, we can check feasibility only at deadline points.



 If tasks are synchronous and U<sub>p</sub> < 1, we can check feasiblity up to the hyperperiod H:

$$H = Icm(T_1, \dots, T_n)$$

#### **Bounding complexity**

• Moreover we note that:  $g(0, L) \leq G(0, L)$ 

$$G(0,L) = \sum_{i=1}^{n} \left( \frac{L + T_i - D_i}{T_i} \right) C_i$$


$$= \sum_{i=1}^{n} L \frac{C_i}{T_i} + \sum_{i=1}^{n} (T_i - D_i) \frac{C_i}{T_i}$$

$$= LU + \sum_{i=1}^{n} (T_i - D_i)U_i$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

108

#### **Limiting L**



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

#### **Processor Demand Test**

A set of *n* periodic tasks with  $D \le T$  is schedulable by EDF if and only if

$$U < 1$$
 and  $\forall L > 0$   $\sum_{i=1}^{n} \left\lfloor \frac{L - D_i + T_i}{T_i} \right\rfloor C_i \leq L$ 

$$D = \{d_k \mid d_k \leq \min(H, L^*)\}$$

$$\begin{cases} H = lcm(T_1, ..., T_n) \\ \sum_{i=1}^n (T_i - D_i)U_i \\ 1 - U \end{cases}$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

Summarizing: RM vs. EDF		
	$D_i = T_i$	$D_i \le T_i$
RM	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{l} \textbf{pseudo-polynomial}\\ \text{Response Time Analysis}\\ \forall i  R_i \leq D_i\\ R_i = C_i + \sum_{k=1}^{i-1} \left\lceil \frac{R_i}{T_k} \right\rceil C_k \end{array}$
EDF	polynomial: $O(n)$ $\Sigma U_i \leq 1$	<b>pseudo-polynomial</b> Processor Demand Analysis $\forall L > 0,  g(0,L) \leq L$

## Questions

• If EDF is more efficient than RM, why commercial RT systems are still based on RM?

#### Main reason

- RM is simpler to implement on top of commercial (fixed priority) kernels.
- EDF requires explicit kernel support for deadline scheduling, but gives other advantages.

## **Advantages of EDF**


However, EDF offers the following advantages with respect to RM:

- Less overhaed due to preemptions;
- More flexible behavior in overload situations;
- More uniform jitter control;
- Better aperiodic responsiveness.


# Handling shared resources

Problems caused by mutual exclusion

#### **Critical sections**









Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


#### Schedule with no conflicts



#### **Conflict on a critical section**



## **Conflict on a critical section**



## **Priority Inversion**

A high priority task is blocked by a lowerpriority task a for an unbounded interval of time.

#### **Solution**

Introduce a concurrency control protocol for accessing critical sections.

#### **Resource Access Protocols**

Under fixed priorities

- Non Preemptive Protocol (NPP)
- Highest Locker Priority (HLP)
- Priority Inheritance Protocol (PIP)
- Priority Ceiling Protocol (PCP)

#### **Under EDF**


• Stack Resource Policy (SRP)

#### **Non Preemptive Protocol**


- Preemption is forbidden in critical sections.
- Implementation: when a task enters a CS, its priority is increased at the maximum value.

ADVANTAGES:	simplicity
PROBLEMS:	high priority tasks that do not use CS may also block

#### **Conflict on critical section**




#### **Schedule with NPP**



$$\mathbf{P}_{\mathrm{CS}} = \max\{\mathbf{P}_1, \dots, \mathbf{P}_n\}$$

#### **Problem with NPP**



#### $\tau_1$ cannot preemt, although it could


#### **Highest Locker Priority**

## A task in a CS gets the highest priority among the tasks that use it.


#### **FEATURES**:

- Simple implementation.
- A task is blocked when attempting to preempt, not when entering the CS.

#### **Schedule with HLP**



#### **Problem with HLP**




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

#### Priority Inheritance Protocol [Sha, Rajkumar, Lehoczky, 90]

- A task in a CS increases its priority only if it blocks other tasks.
- A task in a CS inherits the highest priority among those tasks it blocks.

$$P_{CS} = \max \{P_k \mid \tau_k \text{ blocked on CS}\}$$

#### **Schedule with PIP**



## **Types of blocking**

#### Direct blocking

A task blocks on a locked semaphore

#### Push-through blocking

A task blocks because a lower priority task inherited a higher priority.

#### **BLOCKING:**

a delay caused by a lower priority task

## **Identifying blocking resources**

- A task  $\tau_i$  can be blocked by those semaphores used by lower priority tasks and
  - directly shared with  $\tau_i$  (direct blocking) or
  - shared with tasks having priority higher than  $\tau_i$  (push-through blocking).


**Theorem:**  $\tau_i$  can be blocked at most once by each of such semaphores

## **Theorem:** $\tau_i$ can be blocked at most once by each lower priority task

#### **Bounding blocking times**


- If **n** is the number of tasks with priority less than  $\tau_i$
- and **m** is the number of semaphores on which  $\tau_i$  can be blocked, **then**

Theorem:τ<sub>i</sub> can be blocked at most for<br/>the duration of min(n,m) critical<br/>sections



•  $\tau_1$  can be blocked once by  $\tau_2$  (on A<sub>2</sub> or C<sub>2</sub>) and once by  $\tau_3$  (on A<sub>3</sub> or B<sub>3</sub>)


- $\tau_2$  can be blocked once by  $\tau_3$  (on A<sub>3</sub>, B<sub>3</sub> or D<sub>3</sub>)
- τ<sub>3</sub> cannot be blocked



• 
$$B_3 = 0$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

#### **Schedule with PIP**



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

## **Remarks on PIP**


#### **ADVANTAGES**

- It is transparent to the programmer.
- It bounds priority inversion.

#### PROBLEMS

 It does not avoid deadlocks and chained blocking.

## **Chained blocking with PIP**



## **Theorem:** $\tau_i$ can be blocked at most once by each lower priority task

## **Priority Ceiling Protocol**

- Can be viewed as PIP + access test.
- A task can enter a CS only if it is free and there is no risk of chained blocking.

To prevent chained blocking, a task may stop at the entrance of a free CS (*ceiling blocking*).

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


#### **Resource Ceilings**

• Each semaphore **s**<sub>k</sub> is assigned a ceiling:

$$C(s_k) = max \{P_j: \tau_j \text{ uses } s_k\}$$

• A task  $\tau_i$  can enter a CS only if

$$P_i \ > \ max \ \{C(s_k): s_k \text{ locked by tasks} \neq \tau_i\}$$



## **Remarks on PCP**


#### **ADVANTAGES**

- Blocking is reduced to <u>only one</u> CS
- It prevents deadlocks


#### PROBLEMS

 It is not transparent to the programmer: semaphores need ceilings

## **Typical Deadlock**




## **Deadlock avoidance with PCP**



# Guarantee with resource constraints


- We select a scheduling algorithm and a resource access protocol.
- We compute the maximum blocking times (B<sub>i</sub>) for each task.
- We perform the guarantee test including the blocking terms.

## **Guarantee with RM** (D = T)



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

## **Guarantee with RM** (D ≤ T)



**By RTA test:**  $\forall i \quad R_i \leq D_i$ 

$$R_i = C_i + B_i + \sum_{k=1}^{i-1} \left\lceil \frac{R_i}{T_k} \right\rceil C_k$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


# Stack Resource Policy [Baker 1990]

- It works both with fixed and dynamic priority
- It limits blocking to 1 critical section
- It prevents deadlock
- It supports multi-unit resources
- It allows stack sharing
- It is easy to implement


Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

### Stack Resource Policy [Baker 90]

- For each resource R<sub>k</sub>:
  - $\Rightarrow$  Maximum units: N<sub>k</sub>
  - $\Rightarrow$  Available units:  $n_k$



For each task τ<sub>i</sub> the system keeps:



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

## Stack Resource Policy [Baker 90]

#### **Resource ceiling**

$$C_k(n_k) = \max_j \left\{ \pi_j : n_k < \mu_j(R_k) \right\}$$

System ceiling


$$\Pi_s = \max_k \{C_k(n_k)\}$$

**SRP Rule** 

A job cannot preempt until  $p_i$  is the highest and  $\pi_i > \Pi_s$ 


Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Example**




## **SRP: Notes**

- Blocking always occurs at preemption time
- A task never blocks on a wait primitive (semaphore queues are not needed)
- Semaphores are still needed to update the system ceiling
- Early blocking allows stack sharing



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **EDF Guarantee: PD test** $(D_i \le T_i)$



#### Tasks are ordered by decreasing preemption level

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# Schedulability Analysis under EDF

#### When $D_i \leq T_i$

A task set is schedulable if U < 1 and  $\forall L \in D$ 


$$\forall i \quad B_i + \sum_{k=1}^n \left\lfloor \frac{L + T_k - D_k}{T_k} \right\rfloor C_k \leq L$$

where  $D = \{d_k \mid d_k \le \min(H, L^*)\}$  $H = lcm(T_1, ..., T_n)$   $L^* = \frac{\sum_{i=1}^n (T_i - D_i)U_i}{1 - U}$ 

# **Stack Sharing**

Each task normally uses a private stack for


- saving context (register values)
- managing functions
- storing local variables



## **Stack Sharing**

#### Why stack cannot be normally shared?


Suppose tasks share a resource:



A




Why stack can be shared under SRP?




# **Saving Stack Size**

To really save stack size, we should use a small number of preemption levels.




## **NOTE on SRP**

- SRP for fixed priorities and single-unit resources is equivalent to Higher Locker Priority.
- It is also referred to as Immediate Priority Ceiling



# **Non-preemtive scheduling**

It is a special case of preemptive scheduling where all tasks share a single resource for their entire duration.



The max blocking time for task  $\tau_i$  is given by the largest C<sub>k</sub> among the lowest priority tasks:


$$B_i = \max\{C_k : P_k < P_i\}$$

#### **Advantages of NP scheduling**

- Reduces runtime overhead
  - Less context switches
  - > No semaphores are needed for critical sections
- Reduces stack size, since no more than one task can be in execution.
- Preserves program locality, improving the effectiveness of
  - Cache memory
  - Pipeline mechanisms
  - Prefetch queues


#### **Advantages of NP scheduling**

- As a consequence, task execution times are
  - Smaller
  - More predictable (less variable)




#### **Advantages of NP scheduling**

In fixed priority systems can improve schedulabiilty:




#### **Disadvantages of NP scheduling**

- In general, NP scheduling reduces schedulability.
- The utilization bound under non preemptive scheduling drops to zero:



#### Non preemptive scheduling anomalies




#### **Trade-off solutions**

#### **Preemption thresholds**

Each task has two priorities:

- Nominal priority (ready priority): used to enqueue the task in the ready queue
- Threshold priority: used for task execution




#### **Trade-off solutions**

#### **Deferred preemption**

Each task can defer preemption up to q<sub>i</sub>

NP regions are floating in the code




#### **Trade-off solutions**

#### **Fixed preemption points**

A task can only be preempted in fixed points

and it is divided in  $m_i$  chunks:  $q_{i,1} \dots q_{i,m_i}$ 




#### Interesting problem

Given a preemptively feasible task set, reduce preemptions as much as possible still preserving schedulability.

Reducing context switch costs and WCETs

This means finding the longest non-preemtive chunk for each task that can still preserve schedulability.



# **Handling Aperiodic Tasks**


# Handling Criticality

- Aperiodic tasks with HARD deadlines must be guaranteed under worst-case conditions.
- Off-line guarantee is only possible if we can bound interarrival times (sporadic tasks).
- Hence sporadic tasks can be guaranteed as periodic tasks with C<sub>i</sub> = WCET<sub>i</sub> and T<sub>i</sub> = MIT<sub>i</sub>


WCET = Worst-Case Execution TimeMIT = Minimum Interarrival Time

# **SOFT** aperiodic tasks

- Aperiodic tasks with SOFT deadlines should be executed as soon as possible, but without jeopardizing HARD tasks.
- We may be interested in
  - $\rightarrow$  minimizing the average response time
  - $\rightarrow$  performing an on-line guarantee




## **Immediate service**



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Background service**



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


# **Aperiodic Servers**

- A server is a kernel activity aimed at controlling the execution of aperiodic tasks.
- Normally, a server is a periodic task having two parameters:

$$\left\{ \begin{array}{ll} C_s & \text{ capacity (or budget)} \\ T_s & \text{ server period} \end{array} \right.$$

To preserve periodic tasks, no more than  $\rm C_s$  units must be executed every period  $\rm T_s$ 

# **Aperiodic service queue**



- The server is scheduled as any periodic task.
- Priority ties are broken in favor of the server.
- Aperiodic tasks can be selected using an arbitrary queueing discipline.

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Fixed-priority Servers**

- Polling Server
- Deferrable Server
- Sporadic Server
- Slack Stealer


# **Dynamic-priority Servers**

- Dynamic Polling Server
- Dynamic Sporadic Server
- Total Bandwidth Server
- Tunable Bandwidth Server
- Constant Bandwidth Server

# **Polling Server (PS)**

- At the beginning of each period, the budget is recharged at its maximum value.
- Budget is consumed during job execution.
- When the server becomes active and there are no pending jobs, C<sub>s</sub> is discharged to zero.
- When the server becomes active and there are pending jobs, they are served until C<sub>s</sub> > 0.

# **RM + Polling Server**




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **PS** properties


- In the worst-case, the PS behaves as a periodic task with utilization  $U_s = C_s/T_s$ .
- Aperiodic tasks execute at the highest priority if  $T_s = min(T_1, ..., T_n)$ .
- Liu & Layland analysis gives that:

$$U_{\text{lub}}^{RM+PS}(n) = U_s + n \left[ \left( \frac{2}{U_s + 1} \right)^{\frac{1}{n}} - 1 \right]$$




# **Deferrable Server (DS)**


- Is similar to the PS, but the budget is not discharged if there are no pending requests.
- Keeping the budget improves responsiveness, but decreases the utilization bound.




# **RM + Deferrable Server**



# Analysis of RM + DS



$$U_{\text{lub}}^{RM+DS}(n) = U_s + n \left[ \left( \frac{U_s + 2}{2U_s + 1} \right)^{1/n} - 1 \right]$$



## **Designing server parameters**

- Determine  $U_s^{\ max}$  from


$$U_p \leq n \left[ \left( \frac{U_s + 2}{2U_s + 1} \right)^{1/n} - 1 \right]$$

- Define  $U_s \leq U_s^{max}$
- Define  $T_s = min (T_1, ..., T_n)$
- Compute  $C_s = U_s T_s$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Total Bandwidth Server (TBS)**

- It is a dynamic priority server, used along with EDF.
- Each aperiodic request is assigned a deadline so that the server demand does not exceed a given bandwidth U<sub>s</sub>.
- Aperiodic jobs are inserted in the ready queue and scheduled together with the HARD tasks.



- Deadlines ties are broken in favor of the server.
- Periodic tasks are guaranteed *if and only if*

$$U_p + U_s \leq 1$$

Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Deadline assignment rule**


- Deadline has to be assigned not to jeopardize periodic tasks.
- A safe relative deadline is equal to the minimum period that can be assigned to a new periodic task with utilization U<sub>s</sub>:

$$U_s = C_k / T_k \implies T_k = d_k - r_k = C_k / U_s$$

• Hence, the absolute deadline can be set as:

$$d_k = r_k + C_k / U_s$$

# **Deadline assignment rule**




 To keep track of the bandwidth assigned to previous jobs, d<sub>k</sub> must be computed as:

$$d_k = max(r_k, d_{k-1}) + C_k / U_s$$


Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009






Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

• What's the minimum deadline that can be assigned to an aperiodic job?




 If we freeze the schedule and advance d<sub>1</sub> to 7, no task misses its deadline, but the schedule is not EDF:




### **Feasible schedule** $\neq$ **EDF**

 However, since EDF is optimal, the schedule produced by EDF is also feasible:




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

• We can now apply the same argument, and advance the deadline to t = 6:




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

• We can now apply the same argument, and advance the deadline to t = 6:



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

 Clearly, advancing the deadline now does not produce any enhancement:




Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **Computing the deadline**

 In general, the new deadline has to be set to the finishing time of the current job:


$$\begin{cases} d_k^0 = \max(r_k, d_{k-1}^0) \\ d_k^{s+1} = f_k^s = f_k(d_k^s) \end{cases}$$



# **Computing the deadline**


• The actual finishing time can be estimated based on the periodic interference:


$$f_k^s = C_k + I_p(r_k, d_k^s)$$



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

## **Periodic Interference**






Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009


#### **Computing interference** $\tau_1$ 20 8 12 16 4 $\tau_2$ 18 12 6 0 2 ape $d_k$ 3 $I_a(t,d_k^s) = \sum c_i(t)$ $next_i(t) = next$ release time of task $\tau_i$ after t $\tau_i$ active $I_{f}(t, d_{k}^{s}) = \sum_{i=1}^{n} \left| \frac{d_{k}^{s} - next_{i}(t)}{T_{i}} \right|$ $C_i$ 204

#### **Computing interference** $\tau_1$ 20 8 12 16 4 $\tau_2$ 18 12 6 0 2 ape $d_k$ 3 $I_a(t,d_k^s) = \sum c_i(t)$ $next_i(t) = next$ release time of task $\tau_i$ after t $\tau_i$ active $\left( \left[ \frac{d_k^s - next_i(t)}{T_i} \right] - 1 \right)$ $I_f(t,d_k^s) = \sum^n$ 205

# **The Optimal Server**




## **Tunable Bandwidth Server TB(K)**




 $TB(0) = TBS \qquad TB(\infty) = TB^*$ 

# Tuning performance vs. overhead




# **Aperiodic responsiveness**



# **Problems with the TBS**

- Without a budget management, there is no protection against execution overruns.
- If a job executes more than expected, hard tasks could miss their deadlines.




# **Solution: temporal isolation**


- In the presence of overruns, only the faulty task should be delayed.
- Each task τ<sub>i</sub> should not demand more than its declared utilization (U<sub>i</sub> = C<sub>i</sub>/T<sub>i</sub>).
- If a task executes more than expected, its priority should be decreased (i.e., its deadline postponed).

# **Achieving isolation**

- Isolation among tasks can be achieved through a bandwidth reservation.
- Each task is managed by a dedicated server having bandwidth U<sub>s</sub>.
- The server assigns priorities (or deadlines) to tasks so that they do not exceed the reserved bandwidth.

### **Resource Reservation**






Each task receives a bandwidth U<sub>i</sub> and behaves as it were executing alone on a slower processor of speed U<sub>i</sub>


**Resource enforcement** 




- A mechanism that prevents a task to consume more than its reserved amount.
- If a task executes more, it is delayed, preserving the resource for the other tasks.

### **Priorities vs. Reservations**





# Implementation



# Constant Bandwidth Server (CBS)

- It assigns deadlines to tasks like the TBS, but keeps track of job executions through a budget mechanism.
- When the budget is exhausted it is immediately replenished, but the deadline is postponed to keep the demand constant.

# **CBS** parameters

### Given by the user

- Maximum budget: Qs
- Server period: T<sub>s</sub>
  - $U_s = Q_s / T_s$  (server bandwidth)

### **Maintained by the server**


- Current budget: c<sub>s</sub> (initialized to 0)
- Server deadline: d<sub>s</sub> (initialized to 0)

# **Basic CBS rules**

- Arrival of job  $J_k \implies assign d_s$ 
  - $\begin{array}{l} \text{if } (r_k + c_s / U_s \leq d_s) \text{ then recycle } (c_s, d_s) \\ \text{else} \\ \left\{ \begin{array}{l} d_s = r_k + T_s \\ c_s = Q_s \end{array} \right. \end{array} \right.$
- Budget exhausted  $\Rightarrow$  postpone d<sub>s</sub>


$$\begin{cases} d_s = d_s + T_s \\ c_s = Q_s \end{cases}$$

# **Budget exhausted**



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **EDF + CBS** schedule



Graduate Course on Embedded Control Systems - Pisa 8-12 June 2009

# **CBS** properties


### Bandwidth Isolation

If a task  $\tau_i$  is served by a CBS with bandwidth U<sub>s</sub> then, in any interval  $\Delta t$ ,  $\tau_i$  will never demand more than U<sub>s</sub>  $\Delta t$ .

### • Hard schedulability

A hard task  $\tau_i$  (C<sub>i</sub>, T<sub>i</sub>) is schedulable by a CBS with Q<sub>s</sub> = C<sub>i</sub> and T<sub>s</sub> = T<sub>i</sub>, iff  $\tau_i$  is schedulable by EDF.

# Selecting the most suitable service mechanism



### It depends on the price (overhead) we want to pay to reduce task response times