



# Performance Analysis of AADL Models Using Real-Time Calculus

#### Oleg Sokolsky University of Pennsylvania

UML & AADL Workshop Potsdam, Germany June 2, 2009

#### Overview

- Background
  - From architecture to analysis
  - Modular performance analysis
    - Based on real-time calculus (RTC)
- From AADL to RTC
- Case study
  - SP100 wireless architecture
- Analysis results
  - Scalability of RTC





#### Architectural vs. analysis modeling



# Performance in stream processing

- Many embedded systems process streams of events/data
  - Media players, control systems
- Each event triggers task execution to process
  While the task is busy, events are queued
- Performance measure:
  - End-to-end latency
- Resource bottlenecks
  - Schedulability
  - Buffer space

June 2, 2009

AADL & UML '09

4

#### Overview

- Background
  - From architecture to analysis
  - Modular performance analysis
    - Based on real-time calculus (RTC)
- From AADL to RTC
- Case study
  - SP100 wireless architecture
- Analysis results
  - Scalability of RTC





### **Modular Performance Analysis**

- Developed at ETH Zurich since 2003
- Based on:
  - Max-Plus/Min-Plus Algebra [Quadrat et al., 1992]
  - Network Calculus [Le Boudec & Thiran, 2001]
  - Real-Time Calculus [Chakraborty et al.,2000]
- Supported by a Matlab toolbox

Next 8 slides courtesy of Ernesto Wandeler, ETHZ







# **Abstraction for Performance Analysis**











# Load Model - Examples



Service

Model

12

Load



### Service Model





### Service Model - Examples





14

Service

Mode

Load

## Task / Processing Model



Service

Model

# Task / Processing Model



Service

Model

# Task / Processing Model

Engineering



#### **Real-Time Calculus**





17

Service

Model

Processing

Model

Load

Model

β

AADL & UML '09

June 2, 2009

α

# Scheduling / Arbitration







June 2, 2009 Engineering

AADL & UML '09

PREEded IN EMBEDDED COMPUTING AND INTEGRATED STYLEMS ENGINEERING 19

# **RTC** performance analysis

- Construct the graph of abstract components
   Connected by stream or resource edges
- Associate input arrival and service curves with source nodes
- If the graph is acyclic
  - Compute output curves of each node in a topological order
- O/w, break cycles and iterate to fixed point
- Supported by a MATLAB toolbox

June 2, 2009





# Limitations of RTC-based analysis

- Difficult to represent time-variant behavior (e.g., state-dependent streams)
  - Recent extensions combine RTC with automata
  - Restrict to single AADL modes
- Cannot deal with blocking
  - Event handling matches AADL semantics
  - Blocking on shared resource access is problematic







#### Overview

- Background
  - From architecture to analysis
  - Modular performance analysis
    - Based on real-time calculus (RTC)
- From AADL to RTC
- Case study
  - SP100 wireless architecture
- Analysis results
  - Scalability of RTC







### Model transformation

- AADL model is transformed into an RTC model
- Load:
  - Input event streams + periodic tasks
- Service:
  - Processors + buses
- Processing components
  - Threads + connections
- Connections
  - Flows provide load connections
  - Mappings provide service connections

June 2, 2009



# Transformation algorithm

- Traverse AADL model, collect processing components and input loads
- Construct graph of processing components based on flows, component mappings, priorities
- Test if the graph has cycles
  - If not, done
  - O/w, cut the "back" edges, add code for fixed point computations
- Algorithm generates RTC model in the MATLAB format

June 2, 2009





#### **Component transformations**



#### Transformation: acyclic case





June 2, 2009





# Transformation: cycles via priority order









June 2, 2009



AADL & UML '09

PRECISE 27

### Transformation: non-preemptive bus



#### Overview

- Background
  - From architecture to analysis
  - Modular performance analysis
    - Based on real-time calculus (RTC)
- From AADL to RTC
- Case study
  - SP100 wireless architecture
- Analysis results
  - Scalability of RTC





### Case study: wireless architecture

- Model a typical application-level architecture
  - ISA100 application layer as the basis
  - Study applicability of AADL
    - $\cdot$  The need for AADL v2 extensions
- Perform analysis of several configurations
  - Find out which modeling approaches work
  - Study performance as function of model size
  - Scalability of RTC







# ISA100 highlights

- The network contains multiple sensor nodes connected to the wired network through gateways
  - Wired network is the source of various loads
- Three flow types:
  - Periodically published sensor data (TDMA)
  - Parameter traffic (client/server, CSMA)
  - Alarm traffic (client/server, CSMA)







# **ISA100** highlights

- Parameter cache in the gateway
  - If the requested parameter is in the cache, it is returned to the operator
  - Otherwise, a request to the relevant sensor node is sent
    - The response is placed in the gateway and returned to the operator
- Alarm gueue
  - If queue is full, alarm is dropped
    - Node times out and retransmits

- O/w, alarm is queued and acknowledged AADL & UML '09

June 2, 2009

32

#### Architecture model – overall



### Architecture model – gateway



# Challenges

- Modeling cache effects
  - Flow depends on cache lookup
    - Split flow with a scaling factor (Output\_Rate property)
  - Cache is a shared data component
    - Resource contention not modeled
- Modeling alarm queue
  - Alarms may be dropped and retransmitted
    - Hard to model directly
  - Instead, model conditions for no retransmits

June 2, 2009





# More challenges

- Resource partitioning
  - CSMA and TDMA are the same medium
    - Modeled separately, need to be kept coherent when parameters change
  - Virtual buses in AADL v2 easier to automate
- Multiplicity of components
  - Many sensor nodes
    - huge model, lots of copy & paste => errors
  - Arrays in AADL v2 more compact

June 2, 2009





## Analysis model - I



### Analysis model - II



# Adding multiple nodes

More processing blocks, more CSMA flows



#### Overview

- Background
  - From architecture to analysis
  - Modular performance analysis
    - Based on real-time calculus (RTC)
- From AADL to RTC
- Case study
  - SP100 wireless architecture
- Analysis results
  - Scalability of RTC







### Analysis results

- Interesting values:
  - End-to-end delays of flows
    - Sharp rise in values indicates that the system does not have enough throughput for the load
  - Buffer requirement  $b_Q$  for alarm delivery
    - $b_Q$  < alarm queue length => alarms are never lost
- Configurations analyzed:
  - "Firmware download" infrequent; long
  - "Network noise" frequent, bursty; short







#### End-to-end delays – alarm flow

• Linear for ample throughput



#### End-to-end delays – alarm flow

• ... dramatic increase for low throughput





AADL & UML '09

### Scalability – total analysis time



# Scalability results

- Analysis time is much more sensitive to
  - curve shapes
  - ranges of timing constants
  - which, of course, affect curve shapes
     than to the number of blocks to process
- Lots of simple nodes are much more efficient to analyze than even a few complex nodes
- "Divide and conquer" approaches are possible to explore isolated changes







# Summary

- Modular performance analysis is an architecture-level analysis technique based on real-time calculus
  - Supports a significant subset of AADL
  - Automatic transformation possible
    - Especially with AADL v2 extensions
    - Some custom properties are needed
- Scalability needs improvement
  - Active research area (ETH, NUS, TUM)





