#### Automatic Parallelization of NLPs with Non-Affine Index-Expressions

Marco Bekooij Tjerk Bijlsma (NXP research)(University of Twente)





## Outline

- Context: car-entertainment applications
- Mapping Flow
- Motivation
- Basic Idea
- Automatic Parallelization
  - I. Extraction of tasks
  - II. Addition of inter-task communication via CBs
  - III. Computation of the window sizes
  - IV. Insertion of communication and synchronization statements
  - V. Computation of sufficient buffer capacities
- Conclusion

## Multi-stream car-entertainment system



### **Car entertainment use-case**



## **Mapping flow**



## Main reasons to extract task-level parallelism

#### Meet the throughput constraint of the application

- Satisfy storage constraints embedded memories
- Correct by construction analysis model extraction

# Important short-comings of existing parallelization techniques

- Restrictions on input language do not match well with multimedia stream processing domain:
  - Affine index-expression, for-loops containing side-effect free functions
  - Typically not well supported: if-conditions, while-loops, pointers, dynamic memory allocation, communication deep in function call hierarchy
- Parallelization is not driven by temporal & storage constraints
  - Missing underlying analysis model
- Observations:
  - Task-graph radio applications can often be represented as a dataflow model (e.g. VPDF and in some cases CSDF)
  - Dataflow model can be used to compute throughput, buffer capacities, scheduler settings, and synchronization granularity

## **Basic idea**

- Input is single assignment nested loop program (NLP) with side-effect free functions
- Each function becomes a task
- Tool must insert synchronization calls and communication calls and must compute buffer capacities
- Prevent complex control by making use of circular buffers instead of FIFO buffers
  - Potentially multiple writing and reading tasks per buffer
  - Hide irregular access patterns in buffers with sliding windows

#### **Automatic Parallelization**

- Parallelization steps:
  - I. Extraction of tasks
  - II. Addition of inter-task communication via buffers
  - III. Computation of the window sizes
  - IV. Insertion of communication and synchronization statements
  - V. Computation of sufficient buffer capacities
    - A cyclo static dataflow model is used
      - To guarantee deadlock free execution
      - To compute buffer capacities

I. Extraction of tasks



• We create a task out of each assignment-statement



• We create a task out of each assignment-statement





<ul> <li>Application restrictions         <ul> <li>Constant bounds in for-loops</li> <li>Side-effect-free functions</li> <li>No implicit dependencies</li> <li>Single assignment code</li> <li>The variables in the condition of an if-statement are iterators</li> <li>An index-expressions is a function of its iterators</li> </ul> </li> </ul>	1. int x[10]; 2. for $(i_0=0; i_0 < 5; i_0++)$ { 3. $x[2i_0] = F_0(\sim) + F_1(\sim);$ 4. $x[2i_0+1] = F_2(\sim);$ 5. } 6. for $(i_0=0; i_0 < 5; i_0++)$ { 7. for $(i_1=0; i_1 < 2; i_1++)$ { 8. printf(" %i ", $x[2i_0-i_1+1]);$ 9. printf(" %i ", $x[F_3(i_0,i_1)]);$ 10. }	
These are sufficient restrictions to capture the behavior in a dataflow model		
	13. If $(I_0 - 2 \propto I_1 - 0)$ 14. return 3; 15. else	

16. **return** 
$$2i_0 + i_1$$
;

 Replace array accesses by communication via a buffer – Index-expression indicate the location to be accessed

## First-in-first-out (FIFO) buffer

- -Read and write pattern must match
  - Otherwise reordering task required
  - Existing solutions require affine index-expressions [Turjan 2004 CASES]

#### 1. int x[10]; 2. for $(i_0=0; i_0 < 10; i_0++)$ { 3. x[i\_0] = ~; 4. } 5. for $(i_0=0; i_0 < 10; i_0--)$ { 6. printf(" %i ", x[i\_0]); 7. }

#### Alternative

-Read from and write at locations in the buffer

## Circular buffer

#### -Write window and read window

- Locations can be accessed in an arbitrary order
- Do not overlap

Direction in which sliding windows advance



Circular buffer

#### Each access in a window

- Adds a location to head
- Removes a location from the tail

## No atomic read-modify-write operations required

## Circular buffer

#### -Write window and read window

- Locations can be accessed in an arbitrary order
- Do not overlap



No atomic read-modify-write operations required

•Generalization with multiple write and read windows

- -Overlap read windows (RWs)
- -Overlap write windows (WWs)
  - Possible due to single assignment code

Direction in which sliding windows advance



Circular buffer

#### III. Computation of the window sizes

#### An access in a window

- -Preceded by adding a location to the head
- -Succeed by removing a location from the tail
- -Window contains location to be accessed

Direction in which sliding windows advance



Circular buffer

Initially add a number of locations to the window

-Called the *lead-in* 

Delay removal of locations from the window
 Called the *lead-out*

Window size is determined by the lead-in and lead-out

#### **IV.** Insertion of communication and synchronization statements

#### Replace array communication

-Insert read and write calls that indicate the buffer to be accessed

#### Add synchronization statements

- -acquire statement adds a location to a window
- -release statement removes a location from a window
- Three phases:
- -Initial phase
  - Acquires lead-in locations
- -Processing phase
  - Encapsulate communication statements
- -Final phase
  - Release lead-out locations

while(1){ 1. 2. acquire(4,x); 3. **for**(i<sub>0</sub>=0;i<sub>0</sub><5;i<sub>0</sub>++){ acquire(1,x); 4. 5. write(sx,2i<sub>0</sub>,F1(~)+F2(~)); release(1,x); 6. 7. 8. acquire(1,x); release(1,x); 9. 10. release(4,x); 11. }

#### **IV.** Insertion of communication and synchronization statements

#### Replace array communication

-Insert **read** and **write** calls that indicate the buffer to be accessed

#### Add synchronization statements

- -acquire statement adds a location to a window
- -release statement removes a location from a window

Three phones

Thee phases.	4	while $(1)$
-Initial phase	1. 2.	acquire(4,x):
<ul> <li>Acquires lead-in locations</li> </ul>	3.	<b>for</b> (i <sub>0</sub> =0;i <sub>0</sub> <5;i <sub>0</sub> ++){
-Processing phase	4.	acquire(1,x);
<ul> <li>Encapsulate communication statements</li> </ul>	5.	write(sx,2i <sub>0</sub> ,F1(~)+F2(~));
-Final phase	<b>6</b> .	release(1,x);
Release lead-out locations	/. 2	$}$
	9. 9	$\frac{dcquire(1,x)}{release(1,x)}$
	10.	release(4,x);
	44	

#### Inserted synchronization is correct by construction

### V. Computation of sufficient buffer capacities

- Regular synchronization pattern of the windows can be captured in cyclo static dataflow model
  - A token models a synchronization event, instead of a communicated value
    - Acquire is modeled by consumption from edge
    - Release is modeled by production on edge



## V. Computation of sufficient buffer capacities

- Regular synchronization pattern of the windows can be captured in cyclo static dataflow model
  - A token models a synchronization event, instead of a communicated value
    - Acquire is modeled by consumption from edge
    - Release is modeled by production on edge
  - Computation of sufficient buffer capacities for deadlock free execution
    - Algorithm of [Wiggers 2007 DAC] has a polynomial complexity



#### Conclusions

- Parallelization has been added to our mapping flow, in order to:
  - Meet the throughput constraint of the application
  - Derive a correct analysis model
- Automatic parallelization
  - We can extract parallelism from an application with non-affine indexexpressions
  - A buffer for multiple reading and writing tasks simplifies the derivation of parallelism
  - A CSDF model is used to computed the capacities of the buffers that are large enough to guarantee deadlock free execution of the application
    - Future work: compute scheduler settings, adjust synchronization granularity

#### **Questions?**