Year 2 Review Brussels, February 12th, 2010

Cluster

Achievements and Perspectives :

Hardware Platforms and MPSoC Design

artirt

leader : Jan Madsen

Technical University of Denmark (DTU)



Cluster Participants

- Jan Madsen (DTU Denmark)
- Luca Benini (UNIBO Italy)

- Lothar Thiele (ETHZ Switzerland)
- Rolf Ernst (TUBS Germany)
- Petru Eles (LiU Sweden)
- Stylianos Mamagkakis (IMEC Belgium)
- Axel Jantsch (KTH Sweden)
- Raphaël David (CEA/LIST France)
- Giovanni de Micheli (EPFL Switzerland)

- . Volvo Sweden
- SymTAVision Germany
- Robert Bosch Germany
- . Intel Germany
- Prevas Denmark
- Bang & Olufsen ICEpower Denmark
- Telecom Italia Lab Italy
- . NTUA Greece
- EPFL Switzerland
- NTNU Norway
- Duke University USA
- Virginia Tech USA



High-Level Objectives

- Focus on Design and Analysis
- Hardware architecture and software components in their interaction
- Tools for accurate estimation
- Growing importance of resource awareness in embedded systems
- Design methodology
 - Scales to massively parallel and heterogeneous multiprocessor architectures
 - Allows for predictable system properties
 - Uses the available hardware resources in an efficient manner
- Adaptivity

artist

- Robustness
- Life-time management
- Resilience



State of the Integration in Europe

- Distributed, communication-centric embedded systems
 - Multi- and Many-core System-on-Chip (MPSoC)
 - Networked embedded systems

- Emerging platform technologies
- Hardware platforms for embedded applications will continue to be multi-core
- Programming models, design-time and run-time application environments are less clear
- Growing maturity of scalable performance analysis algorithms and tools
- New challenges, platform robustness and adaptivity



State of the Integration in Europe

• National

arturt

- Influencing curriculum for Embedded Systems
- Networks on Embedded Systems bringing industry and academia together
 - InfinIT, DaNES, ...
- European
 - Strengthen long-term research through FP7 projects
 - COMBEST, COMPOSE, PREDATOR, PRO3D, EURETILE, ...
 - Strengthen short-term research through ARTEMIS JU projects
 - SYSMODEL, RECOMP, SMECY, ASAM, SCALOPE, ...
- World
 - Collaboration with US, Asia and South America
 - Research
 - Graduate education: Summer school in China



- High interaction among partners in the cluster
 - "new" partners fully integrated
- Increased interaction with other ArtistDesign partners
- Joint publications in 2009
 - 25 out of 77

artist

- Strong impact on international conferences
 - DATE, CODES+ISSS, EMSOFT, CASES, ASP-DAC, MPSoC, ...
- Joint organization of workshops, tutorials, and special sessions



- Joint participation in European projects
- ARTEMIS JU:

- **RECOMP** [DTU, TUBS, AAU, ...]
- **SMECY** [CEA, TUBS, DTU, VERIMAG, ...]
- ASAM [DTU, TUBS, ...]
- SYSMODEL [DTU, KTH, ...]
- SCALOPES [IMEC, UoB, CEA, ...]
- FP7:
 - PREDATOR [ETHZ, UoB, SSSA, Saarland, Dortmund, ...]
 - COMBEST [ETHZ, TUBS, VERIMAG, OFFIS, ...]
 - PRO3D [ETHZ, EPFL, VERIMAG, UoB, CEA, ...]
 - EURETILE [ETHZ, Aachen, ...]



P artirt



Analysis Activity

P artirt

- leader Jan Madsen (DTU)



Tools:

- SymTA/S [TUBS, Symtavision, ETHZ, AbsInt]
- Analysis and optimisation framework for fault tolerant distributed embedded systems [LiU, DTU]
- MPA + MH MPSoC [IMEC, KTH, DUTH, Tue, TU Dortmund]
- MoVES [DTU, AAU]
- MPA [ETHZ, TUBS]
- DOL [ETHZ, UoB]



MPSoC cluster got all 3 **best paper awards** at ESWeek 2009

• EMSOFT best paper award 2009

artist

- Kai Lampka, Simon Perathoner, Lothar Thiele: Analytic Real-Time Analysis and Timed Automata: A Hybrid Method for Analyzing Embedded Real-Time Systems In the 8th ACM & IEEE International conference on Embedded software, EMSOFT 2009, Grenoble, France, October, 2009, pp. 107-116.
- CODES+ISSS best paper award 2009
 - Alireza Ejlali, Bashir Al-Hashimi, Petru Eles: A Standby-Spacing Technique with Low Energy-Overhead for Fault-Tolerant Hard Real-Time Systems. In Proceedings of the International Conference on Hardware-Software Co-Design and System Synthesis (CODES +ISSS), Grenoble, France, October 11-16, 2009, pp. 193-202.
- CASES best paper award 2009
 - Elena Maftei, Paul Pop, Jan Madsen: Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips, in Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, October,2009, pp. 195-204.



Overall Assessment and Vision at Y0+2

- Strong research collaboration within cluster
 - 25 joint publications, 3 best paper awards at ESWeek 2009
 - 6 tools (3 added in 2009)
- Increased research collaboration with other clusters
- Joint participation in many European projects
 - FP7, ARTEMIS, ...
- Explored approached for upcoming embedded systems
 - to increase predictability and adaptability for multi-core platforms
 - energy-aware embedded systems
 - fault-tolerance in distributed embedded systems
 - Programming models for multi- and many-core platforms
 - new technologies e.g. biochips, 3D NoC



Scientific Highlights

- 1. Multiprocessor systems with shared resources
- 2. Hybrid approach to performance analysis
- 3. Fault tolerance optimization with hardened processors
- 4. Energy harvesting

artist

5. Scalable and predictable 3D platforms





entit Exploration of Different Synchronization Strategies



- Use Case: Automotive industry moving towards multicore (drivers of use case in ArtistDesign: Bosch, GM)
 - Increased performance
 - Functional clustering (reduce number of ECUs)
 - Reliablity
- Challenge: Tasks on different cores share resources (such as data or coprocessors)
 - → inter-core timing dependencies previously unknown in automotive development
- Solution: use deterministic strategy to arbitrate shared resources
 - explore different synchronization strategies + formal analysis
 - Q1: how to arbitrate shared resources?
 - Q2: how to treat blocked task locally?



[Transaction on Industrial Informatics 2009], [SAE2010]

Hybrid approach to performance evaluation of embedded RT-systems (TUBS, ETHZ)



Global Picture





Fault tolerance optimization with harden processors (LiU, DTU)



Increase in reliability / Decrease in process failure probabilities



 N_1

P₁

artist



Increased execution time of processes Increased hardware cost



artirt

Application Example



SEVENTH FRAMEWOR

Selected Experimental Results

100

80

60

40

20

0

% accepted architectures

MAX – hardening-only optimization MIN – software-level-only optimization OPT – combined architecture

arturt

Accepted architecture:

- Cost constraint
- Time constraints
- Reliability goal

Hardening performance

degradation (HPD) 5% Performance difference between the least hardened and the most hardened versions

Maximum cost 20



■OPT

Energy Harvesting Aware Routing with Scheduling optimization (DTU, UoB, ETHZ)

Energy harvesting aware routing protocols and task scheduler in a combined approach to extend the life-time of sensor nodes.



Benefits from combination

artirt

Conservative estimate of hops, by using complete height map

Yields larger time share (local deadline) for weak nodes



Scalable & predictable 3D-platform (UoB, IMEC, EPFL, ETHZ, CEA, STM) 3D-Network on-chip

 Packet-based communication with QoS support (TDMA/priorities/ regulated traffic)

artırt

- Architecturally scalable: more nodes, more bandwidth
- Physically scalable: segmented P2P links



SEVENTH FRAMEW

Vertically Integrated main memory (not only DRAM!)

- •TSV main-memory communication from 10pJ/bit to 10fJ/bit
- 10⁵ interconnect density increase
- Priority/Bandwidth reservation (mainly for low-latency memory neighborhood)

Scalable & predictable 3D-platform

- Homogeneous processor fabrics are conceptually appealing, but most likely not an industry-viable answer
 - heterogeneous IOs
 - heterogeneous applications
 - …and cost !!!

arturt

- GOPS/W & GOPS/mm² are a hard reality
- We don't need homogeneity, we need modularity!
- The real challenge is how to design a scalable modular heterogeneous many-core system



SEVENTH FRAMEW



- Continue the ongoing joint research
- Focus on:

arturt

- Hybrid approaches to performance analysis (simulation and analytical)
- Interaction with run-time and application layers (predictability)
- Communication (3D NoC)
- Resource awareness and management (energy, adaptivity)
- Fault tolerance (biochips)
- Tools:
 - Refinement and dissemination

