Performance Analysis of Distributed Embedded Systems

Part 1: Modular Performance Analysis

© Lothar Thiele




Computer Engineering and Networks Laboratory

Contents


- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges






Drivers






Embedded Systems


Information processing system that is physically embedded within a larger system




Target Platforms



A Sample HW Architecture (EU-SHAPES)



A Sample HW Architecture (EU-SHAPES)






Computer Engineering and Networks Laboratory



IBM Cell Processor



Big Picture



Centralized Systems

Networked Systems



Large-scale Distributed Systems



New Applications and System Paradigms



Computer Engineering & and Networks Laboratory




Contents

- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges

Compositional Analysis

- Overview -





Analysis and Design

Embedded System =


Computation + Communication + Resource Interaction

Analysis:


Infer system properties from subsystem properties.

Design:

Build a system from subsystems while meeting requirements.







Challenge


Make Analysis and Synthesis Compositional

Analysis:


Infer system properties from subsystem properties.

Design:

Build a system from subsystems while meeting requirements.











System Composition



Design Exploration




Why Performance Analysis?

- Prerequisite for design space exploration (design decisions and optimization)
 - part of the feedback cycle
 - get inside into design characteristics and bottlenecks
 - support early design decisions
- Design validation
 - verify system properties
 - used at various design stages from early design until final implementation



Distributed Embedded System




Computational Resources ...



Computer Engineering mand Networks Laboratory




Distributed Embedded System




Computational Resources ...

... Communication Resources ...





Distributed Embedded System



Computational Resources ...

... Communication Resources ...

19

... Tasks




Computer Engineering & and Networks Laboratory




Why Is Evaluation Difficult?

- ▶ Non-determinism:
 - uncertain system environment, e.g. load scenarios
 - (non-deterministic) computations in processing nodes
- ▶ Interference:
 - sharing exclusive resources (scheduling and arbitration)
 - interaction between resource types: exclusive (computation, communication) and shared (energy)
- ► Long-term dependencies
 - resource feedback: internal data streams interact on exclusive resources which in turn change stream characteristics





Difficulties



Task Communication

Task Scheduling

Complex Input:

- Timing (jitter, bursts, ...)
- Different Event Types

Variable Resource Availability

Variable Execution Demand


- Input (different event types)
- Internal State (Program, Cache, ...)

Swiss Federal Institute of Technology

Computer Engineering and Networks Laboratory




System-Level Evaluation Methods






Overview



Performance Estimation Methods



1. Analytic Models

- ▶ Static analytic (symbolic) models:
 - Describe computing, communication, and memory resources by algebraic equations, e.g.

$$delay = \left\lceil \frac{\#words}{burst_size} \right\rceil comm_time$$

- Describe system properties by parameters, e.g. data rate
- Combine relations
- Fast and simple estimation
- Generally inaccurate modeling, e.g. resource sharing not modeled

25



Computer Engineering and Networks Laboratory




2. Dynamic Analytic Models

- Combination between
 - Static models possibly extended by non-determinism in runtime and event processing
 - Dynamic models for describing e.g. resource sharing mechanisms (scheduling and arbitration).
- Existing approaches
 - Classical real-time scheduling theory
 - Stochastic queuing theory (statistical bounds)
 - Non-deterministic queuing theory (worst case/best case behavior)

Example - Queuing Systems

Example: clients request some service from a server over a network.





27


Computer Engineering and Networks Laboratory




Stochastic Models - Queuing Systems

- A queuing system is described by
 - Arrival rate
 - Service mechanism
 - Queuing discipline

- Performance measures
 - average delay in queue
 - time-average number of customers in queue.
 - proportion of time server is busy






Nondeterministic Models - Queuing Systems

- A queuing system is described by
 - Arrival function (bounds on arrival times)
 - Service functions (bounds on server behavior)
 - Resource interaction

- Performance measures
 - worst case delay in queue
 - worst-case number of customers in queue.
 - worst-case and best-case end-toend delay in the system



29




Computer Engineering and Networks Laboratory



3. Simulation

- Consider the underlying hardware platform and the mapping of the application onto that architecture
- Combine functional simulation and performance data
- Evaluate average-case behavior, for one simulation scenario
- Complex set-up and extensive runtimes
- ... But accurate results and good debugging possibilities








Example: Trace-Based Simulation

- Abstract simulation at system-level without timing
 - Faster than simulation, but still based on a single input trace
- Abstraction
 - Application represented by abstract execution traces → graph of events: read, write, and execute
 - Architecture represented by "virtual machines" and "virtual channels" including non-functional properties (timing, power, energy)
- Steps
 - Execution trace determined by functional application simulation
 - Extension of the event graph by non-functional properties



Compositional Analysis

- Real-Time Calculus -

Network/Real-time Calculus Methods

Advantages

- More powerful abstraction than "classical" real-time analysis
- Resources are first-class citizens of the method
- Allows composition in terms of (a) tasks, (b) streams, (c) resources, (d) sharing strategies.

Disadvantages

- Needs some effort to understand and implement
- Extension to new arbitration schemes not always simple




Computer Engineering and Networks Laboratory




Abstract Models for Performance Analysis


33




Modular System Composition




Load Model (Environment)





Example 1: Periodic with Jitter

▶ A *common event pattern* that is used in literature can be specified by the parameter triple (*p*, *j*, *d*), where *p* denotes the period, *j* the jitter, and *d* the minimum inter-arrival distance of events in the modeled stream.




37




Computer Engineering and Networks Laboratory



Example 1: Periodic with Jitter




periodic




periodic with jitter


Example 1: Periodic with Jitter

Arrival curves:





Load Model - Examples






Service Model (Resources)





Example 2: TDMA Resource


- Consider a real-time system consisting of n applications that are executed on a resource with bandwidth B that controls resource access using a TDMA policy.
- Analogously, we could consider a distributed system with n communicating nodes, that communicate via a shared bus with bandwidth B, with a bus arbitrator that implements a TDMA policy.
- ▶ **TDMA policy**: In every TDMA cycle of length \overline{c} , one single resource slot of length s_i is assigned to application i.






Example 2: TDMA Resource

Service curves available to the applications / node i:





$$\beta_i^l(\Delta) = B \max\{\left\lfloor \frac{\Delta}{\bar{c}} \right\rfloor s_i, \Delta - \left\lceil \frac{\Delta}{\bar{c}} \right\rceil (\bar{c} - s_i)\}$$
$$\beta_i^u(\Delta) = B \min\{\left\lceil \frac{\Delta}{\bar{c}} \right\rceil s_i, \Delta - \left\lfloor \frac{\Delta}{\bar{c}} \right\rfloor (\bar{c} - s_i)\}$$


43





Computer Engineering and Networks Laboratory





Service Model - Examples















Processing Model (HW/SW)






Foundation

- Real-Time Calculus can be regarded as a worstcase/best-case variant of classical queuing theory. It is a formal method for the analysis of distributed real-time embedded systems.
- Related Work.
 - Min-Plus Algebra: F. Baccelli, G. Cohen, G. J. Olster, and J. P. Quadrat, Synchronization and Linearity --- An Algebra for Discrete Event Systems, Wiley, New York, 1992.
 - Network Calculus: J.-Y. Le Boudec and P. Thiran, Network Calculus - A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050, Springer Verlag, 2001.
 - Adversarial Queuing Theory [Andrews, Borodin, Kleinberg, Leighton, ... 1996]





Comparison of Algebraic Structures

- ► Algebraic structure
 - ullet set of elements ${\cal S}$
 - one or more operators defined on elements of this set
- ▶ Algebraic structures *with two operators* ⊞, ⊡
 - plus-times: $(S, \boxplus, \boxdot) = (\mathbf{R}, +, \times)$
 - min-plus: $(S, \boxplus, \boxdot) = (\mathbf{R} \cup \{+\infty\}, \mathsf{inf}, +)$
- **▶** Infimum
 - The infimum of a subset of some set is the greatest element, not necessarily in the subset, that is less than or equal to all other elements of the subset.
 - $\inf\{[3,4]\} = 3$, $\inf\{(3,4]\} = 3$ $\min\{[3,4]\} = 3$, $\min\{(3,4]\}$ not defined



Computer Engineering And Networks Laboratory



Comparison of Algebraic Structures

▶ Properties of : ⊡

Closure of \Box : $a \Box b \in \mathcal{S}$

Associativity of \Box : $a \Box (b \Box c) = (a \Box b) \Box c$

Commutativity of \Box : $a \Box b = b \Box a$

Existence of identity element for \Box : $\exists \nu : a \Box \nu = a$

Existence of negative element for \Box : $\exists a^{-1} : a \Box a^{-1} = \nu$

Identity element of \boxplus absorbing for \boxdot : $a \boxdot \varepsilon = \varepsilon$

Distributivity of \square w.r.t. \boxplus : $a \square (b \boxplus c) = (a \square b) \boxplus (a \square c)$

► Example:

• plus-times: $a \times (b+c) = a \times b + a \times c$

• min-plus: $a + \inf\{b, c\} = \inf\{a + b, a + c\}$

Comparison of Algebraic Structures

▶ Properties of : ⊞

Closure of \boxplus : $a \boxplus b \in \mathcal{S}$

Associativity of \boxplus : : $a \boxplus (b \boxplus c) = (a \boxplus b) \boxplus c$

Commutativity of \boxplus : $a \boxplus b = b \boxplus a$

Existence of identity element for \boxplus : $\exists \varepsilon : a \boxplus \varepsilon = a$

- **▶** Differences ⊞:
 - lacktriangle plus-times: Existence of a negative element for lacktriangle :

$$\exists (-a) : a \boxplus (-a) = \varepsilon$$

• *min-plus*: Idempotency of \boxplus : $a \boxplus a = a$



49

Computer Engineering and Networks Laboratory

Some Definitions and Relations

 $ullet f \otimes g$ is called *min-plus convolution*

$$(f \otimes g)(t) = \inf_{0 \le u \le t} \{ f(t - u) + g(u) \}$$

 $ullet f \oslash g$ is called *min-plus de-convolution*


$$(f \oslash g)(t) = \sup_{u > 0} \left\{ f(t+u) - g(u) \right\}$$

► For max-plus convolution and de-convolution:

$$(f \overline{\otimes} g)(t) = \sup_{0 \le u \le t} \{ f(t - u) + g(u) \}$$
$$(f \overline{\otimes} g)(t) = \inf_{u \ge 0} \{ f(t + u) - g(u) \}$$

▶ Relation between convolution and deconvolution

$$f \le g \otimes h \Leftrightarrow f \oslash h \le g$$




Rules

- Rule 1 (Closure of \otimes) $(f \otimes q) \in \mathcal{F}$.
- Rule 2 (Associativity of \otimes) $(f \otimes g) \otimes h = f \otimes (g \otimes h)$.
- Rule 3 (The zero element for \wedge is absorbing for \otimes) The zero element for \wedge belonging to $\mathcal F$ is the function ε , defined as $\varepsilon(t) = +\infty$ for all $t \geq 0$ and $\varepsilon(t) = 0$ for all t < 0. One has $f \otimes \varepsilon = \varepsilon$.

51

- Rule 4 (Existence of a neutral element for \otimes) The neutral element is δ_0 , as $f \otimes \delta_0 = f$.
- Rule 5 (Commutativity of \otimes) $f \otimes g = g \otimes f$.
- Rule 6 (Distributivity of \otimes with respect to \wedge) $(f \wedge g) \otimes h = (f \otimes h) \wedge (g \otimes h)$.
- Rule 7 (Addition of a constant) For any $K \in \mathbb{R}^+$, $(f+K) \otimes q = (f \otimes q) + K$.
- Rule 10 (Isotonicity) If $f \leq g$ and $f' \leq g'$ then $f \otimes f' \leq g \otimes g'$.
- Rule 11 (Isotonicity of \oslash) If $f \leq g$, then $f \oslash h \leq g \oslash h$ and $h \oslash f \geq h \oslash g$.
- Rule 12 (Composition of \oslash) $(f \oslash g) \oslash h = f \oslash (g \otimes h)$.
- Rule 13 (Composition of \oslash and \otimes) $(f \otimes g) \oslash g \leq f \otimes (g \oslash g)$.
- Rule 14 (Duality between \oslash and \otimes) $f \oslash g \le h$ if and only if $f \le g \otimes h$.
- Rule 15 (Self-deconvolution) $(f \oslash f)$ is a sub-additive function of \mathcal{F} such that $(f \oslash f)(0) = 0$.







Arrival and Service Curve

The arrival and service curves provide bounds on event and resource functions as follows:

$$\alpha^{l}(t-s) \le R(t) - R(s) \le \alpha^{u}(t-s) \quad \forall s \le t$$

$$\beta^{l}(t-s) \le C(t) - C(s) \le \beta^{u}(t-s) \quad \forall s \le t$$

We can determine valid variability curves from cumulative functions as follows:


$$\alpha^u = R \otimes R$$
; $\alpha^l = R \overline{\otimes} R$; $\beta^u = C \otimes C$; $\beta^l = C \overline{\otimes} C$

One proof:

$$\alpha^{u} = R \oslash R \Rightarrow \alpha^{u}(\Delta) = \sup_{u \ge 0} \left\{ R(\Delta + u) - R(u) \right\} \Rightarrow$$


$$\alpha^{u}(\Delta) = \sup_{s \ge 0} \left\{ R(\Delta + s) - R(s) \right\} \Rightarrow \alpha^{u}(t - s) \ge R(t) - R(s) \ \forall t \ge s$$







Greedy Processing Component



Behavioral Description

- Component is triggered by incoming events.
- A fully preemptable task is instantiated at every event arrival to process the incoming event.
- Active tasks are processed in a greedy fashion in FIFO order.
- Processing is restricted by the availability of resources.




Computer Engineering and Networks Laboratory



Greedy Processing Component (GPC)


53




Examples:

- computation (event task instance, resource computing resource [tasks/second])
- communication (event data packet, resource bandwidth [packets/second])





Abstraction



55



Computer Engineering and Networks Laboratory




Greedy Processing Component (GPC)

If the resource and event streams describe available and requested units of processing or communication, then

$$C(t) = C'(t) + R'(t)$$
 Conservation Laws
$$B(t) = R(t) - R'(t)$$

$$R'(t) = \inf_{0 \le u \le t} \{R(u) + C(t) - C(u)\}$$




Swiss Federal Institute of Technology

Greedy Processing

- For all times $u \le t$ we have $R'(u) \le R(u)$ (conservation law).
- ▶ We also have $R'(t) \le R'(u) + C(t) C(u)$ as the output can not be larger than the available resources.
- ▶ Combining both statements yields $R'(t) \le R(u) + C(t) C(u)$.
- Let us suppose that u^* is the last time before t with an empty buffer. We have $R(u^*) = R'(u^*)$ at u^* and also $R'(t) = R'(u^*) + C(t) C(u^*)$ as all available resources are used to produce output. Therefore, $R'(t) = R(u^*) + C(t) C(u^*)$.
- As a result, we obtain

$$R'(t) = \inf_{0 \le u \le t} \{ R(u) + C(t) - C(u) \}$$



Swiss Federal
Institute of Technology

57

The Most Simple Relations

▶ The *output stream* of a component satisfies:

$$R'(t) \ge (R \otimes \beta^l)(t)$$

▶ The *output upper arrival curve* of a component satisfies:

$$\alpha^{u\prime} = (\alpha^u \oslash \beta^l)$$

► The *remaining lower service curve* of a component satisfies:

$$\beta^{l'}(\Delta) = \sup_{0 \le \lambda \le \Delta} (\beta^l(\lambda) - \alpha^u(\lambda))$$

Two Sample Proofs

$$R'(t) = \inf_{0 \le u \le t} \{R(u) + C(t) - C(u)\}$$

$$\ge \inf_{0 \le u \le t} \{R(u) + \beta^l(t - u)\}$$

$$= (R \otimes \beta^l)(t)$$

$$\begin{split} C'(t) - C'(s) &= \sup_{0 \le a \le t} \{C(a) - R(a)\} - \sup_{0 \le b \le s} \{C(b) - R(b)\} = \\ &= \inf_{0 \le b \le s} \{\sup_{0 \le a \le t} \{(C(a) - C(b)) - (R(a) - R(b))\}\} \\ &= \inf_{0 \le b \le s} \{\sup_{0 \le a - b \le t - b} \{(C(a) - C(b)) - (R(a) - R(b))\}\} \\ &\ge \inf_{0 \le b \le s} \{\sup_{0 < \lambda < t - b} \{\beta^l(\lambda) - \alpha^u(\lambda)\}\} \ge \sup_{0 < \lambda < t - s} \{\beta^l(\lambda) - \alpha^u(\lambda)\} \end{split}$$

59



Computer Engineering and Networks Laboratory



Comparison of System Theories

- Plus-times system theory
 - signals, impulse response, convolution, time-domain

$$f(t) \longrightarrow g(t) \longrightarrow h(t) = (f * g)(t) = \int_0^t f(t - s) \cdot g(s) \ ds$$

- Min-plus system theory
 - streams, variability curves, time-interval domain, convolution

$$R(t)$$
 $R'(t) \ge (R \otimes g)(t) = \inf_{0 \le \lambda \le t} \{R(t - \lambda) + g(\lambda)\}$



Tighter Bounds

The greedy processing component transforms the variability curves as follows:

$$\alpha^{u'} = [(\alpha^u \otimes \beta^u) \otimes \beta^l] \wedge \beta^u$$

$$\alpha^{l'} = [(\alpha^l \otimes \beta^u) \otimes \beta^l] \wedge \beta^l$$

$$\beta^{u'} = (\beta^u - \alpha^l) \overline{\otimes} 0$$

$$\beta^{l'} = (\beta^l - \alpha^u) \overline{\otimes} 0$$


$$(f \otimes g)(t) = \inf_{0 \le u \le t} \{ f(t - u) + g(u) \}$$

$$(f \otimes g)(t) = \sup_{u \ge 0} \{ f(t + u) - g(u) \}$$

$$(f \overline{\otimes} g)(t) = \sup_{0 \le u \le t} \{ f(t - u) + g(u) \}$$


$$(f \overline{\otimes} g)(t) = \inf_{u \ge 0} \{ f(t + u) - g(u) \}$$

Swiss Federal Institute of Technology



and Networks Laboratory

Delay and Backlog



61


$$B = \sup_{t \ge 0} \left\{ R(t) - R'(t) \right\} \le \sup_{\lambda \ge 0} \left\{ \alpha^u(\lambda) - \beta^l(\lambda) \right\}$$

$$D = \sup_{t \ge 0} \left\{ \inf \left\{ \tau \ge 0 : R(t) \le R'(t+\tau) \right\} \right\}$$
$$= \sup_{\Delta \ge 0} \left\{ \inf \left\{ \tau \ge 0 : \alpha^u(\Delta) \le \beta^l(\Delta + \tau) \right\} \right\}$$




Proof of Backlog Bound


$$\begin{split} B(t) &= R(t) - R'(t) = R(t) - \inf_{0 \le u \le t} \{R(u) + C(t) - C(u)\} \\ &= \sup_{0 \le u \le t} \{(R(t) - R(u)) - (C(t) - C(u))\} \\ &\le \sup_{0 \le u \le t} \{\alpha^u(t - u) - \beta^l(t - u)\} \\ &\le \sup_{0 \le \lambda} \{\alpha^u(\lambda) - \beta^l(\lambda)\} \end{split}$$






Delay and Backlog







Celebrated Result on Delay and Backlog





65



Scheduling and Arbitration







Events and Workloads

(Event-Based Arrival Curves) An event-based arrival curve $\bar{\alpha}(\Delta) = [\bar{\alpha}^u(\Delta), \bar{\alpha}^l(\Delta)]$ models an event stream, where $\bar{\alpha}^u(\Delta)$ and $\bar{\alpha}^l(\Delta)$ provide an upper and a lower bound on the number of events that arrive in any time interval Δ , respectively.

- event

(Event-Based Service Curves) An event-based service curve $\bar{\beta}(\Delta) = [\bar{\beta}^u(\Delta), \bar{\beta}^l(\Delta)]$ models a resource, where $\bar{\beta}^u(\Delta)$ and $\bar{\beta}^l(\Delta)$ provide an upper and a lower bound on the number of events that can be processed in any time interval Δ , respectively.

(Resource-Based Arrival Curves) A resource-based arrival curve $\alpha(\Delta) = [\alpha^u(\Delta), \alpha^l(\Delta)]$ models an event stream, where $\alpha^u(\Delta)$ and $\alpha^l(\Delta)$ provide an upper and a lower bound on the resource demand imposed by the event stream in any time interval Δ , respectively.

(Resource-Based Service Curves) A resource-based service curve $\beta(\Delta) = [\beta^u(\Delta), \beta^l(\Delta)]$ models a resource, where $\beta^u(\Delta)$ and $\beta^l(\Delta)$ provide an upper and a lower bound on the available resource supply in any time interval Δ , respectively.

workload

Swiss Federal Institute of Technology

69

Computer Engineering and Networks Laboratory



Events and Workloads

Simple case of a constant workload d per event:

$$\alpha^{u}(\Delta) = \overline{\alpha}^{u} \cdot d$$

$$\overline{\alpha}^{l}(\Delta) = \overline{\alpha}^{l} \cdot d$$

$$\overline{\alpha}^{l}(\Delta) = [\alpha^{l}/d]$$


$$\beta^{u}(\Delta) = \overline{\beta}^{u} \cdot d$$

$$\overline{\beta}^{l}(\Delta) = [\beta^{l}/d]$$

$$\overline{\beta}^{l}(\Delta) = [\beta^{l}/d]$$

$$\overline{\beta}^{l}(\Delta) = [\beta^{l}/d]$$


Use in the simple GPC component:



Contents

- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges






and Networks Laboratory

Compositional Analysis Examples

- Shapers-



Greedy Traffic Shaper

- Access Shaper
 - delays access requests such that the resulting access pattern conforms to a given specification
- Greedy Access Shaper
 - no access request gets delayed any longer than necessary





73

Computer Engineering ###
and Networks Laboratory




Why Access Shaping?


- Internal Re-Shaping
 - Reduces global buffer requirements
 - Reduces end-to-end delays
- External Input-Shaping
 - Ensures specification conformant system inputs


How to model and analyze greedy shapers?

Modeling of Greedy Shapers



Greedy Shaper






Swiss Federal Institute of Technology

75


Computer Engineering and Networks Laboratory




Internal Re-Shaping



Internal Re-Shaping



Model for resource sharing



Example - Communication

- Processor writes data to private scratch pad memory and informs Intelligent DMA (iDMA) about where to send the data to
- Processor continues execution while iDMA tries to send the data along to its destination

Intelligent DMA – What intelligence?


- Real Time systems need guarantees in processing time, resource access (bus, memory)
- Communication a big challenge in providing such guarantees
- iDMA is a good opportunity to reclaim ground
- Intelligently guarantee a promised bandwidth to each processor by using the ideas of
 - (real-time) servers
 - isolation (remove interference between applications)
 - traffic shapers






Compositional Analysis Examples

- Artificial Example -



Case Study



Total Utilization:

- ECU1 59 %
- ECU₂ 87 %
- ECU₃ 67 %
- BUS 56 %

6 Real-Time Input Streams

- with jitter
- with bursts
- deadline > period

3 ECU's with own CC's

13 Tasks & 7 Messages

- with different WCED

2 Scheduling Policies

- Earliest Deadline First (ECU's)
- Fixed Priority (ECU's & CC's)

Hierarchical Scheduling

- Static & Dynamic Polling Servers

Bus with TDMA

- 4 time slots with different lengths (#1,#3 for CC1, #2 for CC3, #4 for CC3)

Specification Data

Stream	(p,j,d) [ms]	D [s]	Task Chain
S1	(1000, 2000, 25)	8.0	$T1.1 \to C1.1 \to T1.2 \to C1.2 \to T1.3$
S2	(400, 1500, 50)	1.8	T2.1 → C2.1 → T2.2
S3	(600, 0, -)	6.0	$T3.1 \to C3.1 \to T3.2 \to C3.2 \to T3.3$
S4	(20, 5, -)	0.5	T4.1 → C4.1 → T4.2
S5	(30, 0, -)	0.7	T4.1 → C4.1 → T4.2
S6	(1500, 4000, 100)	3.0	T6.1


Task	e
T1.1	200
T1.2	300
T1.3	30
T2.1	75
T2.2	25
T3.1	60
T3.2	60
T3.3	40
T4.1	12
T4.2	2
T5.1	8
T5.2	3
T6.1	100

Message	e
C1.1	100
C1.2	80
C2.1	40
C3.1	25
C3.2	10
C4.1	3
C5.1	2


Perdiodic Server	р	e
SPS_{ECU1}	500	200
SPS_{ECU3}	500	250
DPS _{ECU3}	600	120


TDMA	t
Cycle	100
Slot _{CC1a}	20
$Slot_{CC1b}$	25
$Slot_{CC2}$	25
Slot _{CC3}	30

The Distributed Embedded System...




... and its MPA Model







Available & Remaining Service of ECU1




Input of Stream 3



Output of Stream 3



Distributed Audio Communication




RTC Toolbox (www.mpa.ethz.ch/rtctoolbox)

Simulink				
RTC Toolbox				
RTI Library				
Min-Plus/Max-Plus Algebra Library				
Matlab / Java Interface				
Java API				
Min-Plus/Max-Plus Algebra, Utilities				
Efficient Curve Representation				







Compositional Analysis Examples

- Shared Resources in Multicore -



Computer Engineering Mand Networks Laboratory






Interferences:

CPU1/Core2 blocked by CPU1/Core1 on L2 Cache CPU2/Core1 blocked by CPU1/Core1 on Main Memory CPU1/Core2 blocked by CPU2/Core1 on Main Memory

Motivation

- COTS Systems use shared resources (Memory, Bus)
- Multiple entities competing for shared resources
 - waiting for other entities to release the resource
 - accessing the resources



Mainallacamumatama de de la statall





Motivation (2)

Multi-Core Architecture with shared resource

shared memory, communication peripherals, I/O peripherals

Stalling due to Interference

- Depends on structure of tasks on the cores
- Depends on blocking vs. non-blocking execution semantics
- Depends on arbitration policy on the shared resource
 - static access, for example TDMA
 - dynamic access, for example round robin, FCFS, priority driven

93





Related Work


- Schliecker et al. [CODES 2006, CODES 2008, DATE 2010]
 - Event models specify tasks interference in time windows
 - tasks active time increases by number of interferences
 - Iterative approach to compute WCET
- Rosen et al. [RTSS 2007]
 - static analysis delivers feasible execution traces
 - a given TDMA schedule the WCET is computed
 - efficient TDMA schedules are obtained using EA





Task / Superblock Model (1)

- Tasks are structured as sequences of superblocks
 - fixed order of execution
 - upper bounds on execution and communication demands
- Dedicated phases for resource access and computation
 - phases have different amount of access requests
 - structure increases predictability (in terms of WCRT)
 - model motivated by industrial applications in the automotive industry








Task / Superblock Model (2)

3 Models to specify resource accesses:




- 2 Models to execute superblocks:
 - Sequential
 - Time-triggered (superblocks, phases)





Static execution on the processing element










TDMA on the shared resource

Independence between tasks single source of interference








Static Arbitration (1)


- Analysis algorithm constructs worst-case trace
- Read/write request in acquisition/replication phase, access in active slot
- Execution phase is performed with no delay
- Example: assume PE2 requests access





Static Arbitration (2)

- Example: general superblock model
- Questions: where to place the access requests for worst case behavior?
- Algorithms exist that construct the worst case by maximizing stalling







Analysis for static arbitration - Summary

- analysis is complex
 - makes use of arrival and service curves (real-time calculus)
 - has been extended to dynamic resource sharing as well
- analysis handles dedicated and general phases
 - sequential and time-triggered execution
- analysis of mixed models possible by composition
 - superblocks can be specified using different models
- Time complexity
 - Dedicated phase: $O(M_{\Theta})$
 - General phase: $O(M_{\Theta} \log(exec^{max}))$

101





Resource Access Models (1)


- What can we do with this kind of analysis?
 - Influence of different access models on schedulability
 - Influence of the execution model on predictability (equivalent WCRT)
- Intuition:
 - Separation of resource access and computation increases predictability
 - Everything time-triggered increases predictability





Resource Access Models (2) - Reminder

3 Models to specify resource accesses:




- 2 Models to execute superblocks:
 - Sequential
 - Time-triggered (superblocks, phases)

103








DS dedicated sequential phases, sequential superblocks

- **HS** hybrid sequential phases, sequential superblocks
- **HTS** hybrid sequential phases, time-triggered superblocks
- **HTT** hybrid time-triggered phases time-triggered superblocks
- **GS** general sequential phases, sequential superblocks
- **GTS** general sequential phases, time-triggered superblocks






Schedulability between Models



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich Computer Engineering and Networks Laboratory







Comparisons of Access Models

- Intuition:
 - Separation of resource access and computation increases predictability





- Excessive time-triggering may degrade performance
- No advantage in terms of predictability
- Model DS is model choice for resource sharing systems
 - Separate Memory Access and Computation

107





Conclusion


- Resource Sharing in Multi-Core Systems is an important issue in terms of
 - Analyzability
 - Predictability
 - Efficiency
- Static arbitration policies
 - Elimination of Interference
 - Tight bounds on WCCT can be derived
- Excessive time-triggering is counter productive

Even for simple models: Resource Sharing is a hard Problem

Contents

- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges








Compositional Analysis Extensions


109

- State-based Modeling -



Extending the Framework

- New HW behavior
- New SW behavior
- New scheduling scheme
- ...




Find new relations:

$$\alpha'(\Delta) = f_{\alpha}(\alpha, \beta)$$

 $\beta'(\Delta) = f_{\beta}(\alpha, \beta)$


This is the hard part...!






Compositional Methods

- ... suffer from abstraction loss:
 - For example, we are not able to properly model timing correlations between streams.
 - Analysis results may be overly pessimistic
 - We need new models that are able to talk about timing correlations between event streams.




Compositional Methods


- ... suffer from abstraction loss:
 - For example, we are not able to properly state-based behavior of components.



Refined Processing Component Model



Processing Component




Classical Workload Characterization

Worst Case Execution Demand &
Best Case Execution Demand


WCED = 2 [resources/event]
BCED = 0.5 [resrouces/event]

BCED	WCED
0.5	2
1	4
1.5	6
2	8
	0.5 1 1.5




Improvement: Workload Curves


(Workload Curves) Let W(u) denote the total resource demand created on a component by u consecutive events of an incoming event stream. For every event sequence on the incoming event stream, the lower workload curve γ^{l} and the upper workload curve γ^{u} satisfy the relation:




Processing Component




Processing Component



WLT with Abstracted Functionality






Edges: triggering events

Weights: WCED



WLT with Abstracted Functionality






Computer Engineering and Networks Laboratory



WLT with Abstracted Functionality




121

Execution demand of *n* consecutive events:


WCED(n) = max-weight path of length n








System Module




Compositional Methods

- ... suffer from abstraction loss:
 - For example, we are not able to properly state-based behavior of components.



Comparsion of Different Abstractions

Analytic Real-Time Analysis




Solution of closed form expressions Examples: RTC, SymTA/S, MAST, ...

- + Good scalability
- + Fast analysis
- Limited to few specific measures (e.g. delays, buffer sizes)
- Systems restricted to specific models
- Overly conservative results

Swiss Federal
Institute of Technology

State-based Real-Time Analysis



Model checking of properties

Examples: Timed Automata (TA), FSM, ...

- Poor scalability
- Slow verification

State space explosion


- + Verification of functional and nonfunctional properties
- + Modeling power
- + Exact results

125

Computer Engineering and Networks Laboratory



Interfacing



Related work

Event Count Automata

L.T. X. Phan, S. Chakraborty, P. S. Thiagarajan, and L. Thiele. *Composing functional and state-based performance models for analyzing heterogeneous real-time systems*. In Proc. of the 28th IEEE Real-Time Systems Symposium (RTSS 2007), pages 343–352. IEEE Computer Society, 2007.

CATS Tool

P. Krcal, L. Mokrushin, and W. Yi. *A tool for compositional analysis of timed systems by abstraction* (extended abstract). In Proc. of NWPTo7, the 19th Nordic Workshop on Programming Theory, October 2007.

Efficient Model-Checking for Real-Time Task Networks

H. Dierks, A. Metzner, and I. Stierand. *Efficient Model-Checking for Real-Time Task Networks*. In Int. Conf. on Embedded Software and Systems 2009. Accepted for publication.


127




Computer Engineering and Networks Laboratory



Timed Automata (TA)



Interface RTC → **TA**



How to represent arrival curves as TA?


129




Computer Engineering and Networks Laboratory



Linear arrival curves








Max fill level: N^u


Fill rate: $1/\delta^u$

Event emission allowed if fill level > 0




Automaton for linear upper arrival curve





Linear arrival curves



$$\alpha^l(\Delta) = \max\left\{0, N^l + \left\lfloor \frac{\Delta}{\delta^l} \right\rfloor\right\}$$

x = 0, b++x == Delta



Max fill level: $|N^l|$

Fill rate: $1/\delta^l$

Event emission enforced if maximum fill level reached



if (b==0) x = 0, b = max(b-1, 0)

Automaton for linear lower arrival curve


> Computer Engineering and Networks Laboratory

x <= Delta &&

 $b \le BMAX$




Convex and concave patterns



131

Convex and concave patterns



133


- Event generation only if <u>all</u> UTA permit it (AND composition)
- Single LTA can enforce event generation (OR composition)




Computer Engineering A




Interface TA → **RTC**



How to derive output arrival curves from a TA sub-system model?



Interface TA → **RTC**



Key parameters of curve (e.g. max burst) are determined by appropriate observer TA and binary search

135



Computer Engineering ## and Networks Laboratory




event?

count++

Contents

- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges





Compositional Analysis

- Comparsion-


137



Computer Engineering # and Networks Laboratory




System Level Performance Analysis



Formal analysis methods

Distributed system



Abstraction 3

$$r_i = C_i + \sum_{\forall j \in hp(i)} \lceil \frac{r_i}{T_j} \rceil C_j$$



Performance values








Analysis method 3





139






Motivating Questions

- ▶ What is the influence of the different models on the analysis accuracy?
- Does abstraction matter?
- Which abstraction is best suited for a given system ?

Evaluation and comparison of abstractions is needed!

How Can We Compare?






Computer Engineering and Networks Laboratory



Intention

Compare *models and methods* that analyze the timing properties of distributed systems:

- ► SymTA/S [Richter et al.]
- ► MPA-RTC [Thiele et al.]
- ► MAST [González Harbour et al.]
- ► Timed automata based analysis [Yi et al.]
- **...**



Contributions

- We define a set of benchmark systems aimed at the evaluation of performance analysis techniques
- We apply different analysis methods to the benchmark systems and compare the results obtained in terms of accuracy and analysis times
- We point out several analysis difficulties and investigate the causes for deviating results


143



Computer Engineering and Networks Laboratory


Abstraction 1 - Holistic Scheduling

Basic concept: extend concepts of classical scheduling theory to distributed systems



Holistic Scheduling – MAST tool

MAST - The Modeling and Analysis Suite for Real-Time Applications [González Harbour *et al.*]



145



Computer Engineering and Networks Laboratory



Abstraction 2 - The SymTA/S Approach

Basic concept: Application of classical scheduling techniques at

resource level and propagation of results to next

component


Problem: The local analysis techniques require the input event

streams to fit given standard event models




Solution: Use appropriate interfaces: EMIFs & EAFs





SymTA/S - Tool






147


Swiss Federal
Institute of Technology

Computer Engineering Mand Networks Laboratory




Abstraction 3 – MPA-RTC









Abstraction 3 – MPA-RTC




Abstraction 4 – Timed Automata




Benchmark 1 – Complex Activation




Benchmark 1 – Analysis Results




Benchmark 1 – Result Interpretation



Benchmark 1 – Worst Case Delay I2-O2



Benchmark 2 – Variable Feedback






Computer Engineering and Networks Laboratory




Benchmark 2 – Analysis Results



155

Benchmark 3 – Cyclic Dependencies




157




Computer Engineering and Networks Laboratory



Benchmark 3 - Analysis Results






omputer Engineering and Networks Laboratory



Benchmark 3 – Analysis Results



Analysis Times [s]

		B1	B2	B3 (sc.1)	B3 (sc.2)	В4
MPA-RTC	min	0.60	0.03	0.01	0.04	0.03
	med	1.06	0.04	0.01	0.15	0.05
	max	1.97	0.08	0.04	0.30	0.20
SymTA/S	min	0.05	0.03	0.03	0.03	0.06
	med	0.09	0.05	0.06	0.34	0.09
	max	1.50	0.23	0.09	0.80	0.31
MAST	min	-	< 0.5	< 0.5	< 0.5	< 0.5
	med	-	< 0.5	< 0.5	< 0.5	< 0.5
	max	-	< 0.5	< 0.5	< 0.5	< 0.5
Timed aut.	min	18.0	< 0.5	< 0.5	< 0.5	< 0.5
	med	34.5	< 0.5	1.0	< 0.5	< 0.5
	max	60.5	< 0.5	52.0	5.5	< 0.5
Simulation	min	1.0	< 0.5	0.5	0.5	< 0.5
	med	1.0	< 0.5	0.5	0.5	< 0.5
	max	1.0	< 0.5	0.5	0.5	< 0.5

Conclusions

- ► The analysis accuracy and the analysis time depend highly on the specific system characteristics.
- ► The analysis results of the different approaches are remarkable different even for apparently simple systems.
- ▶ The choice of an appropriate analysis abstraction matters.
- ► The problem to provide accurate performance predictions for general systems is still *far from solved*.

161




Computer Engineering # and Networks Laboratory



Contents


- Drivers
- Compositional Analysis
 - Overview
 - Real-Time Calculus
- Examples
 - Shapers
 - Artificial Example
 - Shared Resources in Multicore Systems
- Extensions
- Comparison
- Challenges






163






WCET




© Reinhard Wilhelm

(Timing) Predictability




WCET




© Reinhard Wilhelm






Application and Architecture




Classification of Predictability Loss




Analysis Loss:

- Construct system that can be easily analyzed
- Use appropriate abstractions (models and methods)
- System Design Loss:
 - Decrease interference, long-range dependencies
 - Increase robustness of components
 - Use appropriate interfaces





Interfaces



- A task is (classically) characterized by its WCET.
 - May be useful in case of simple processors, but we have long-range state-dependent uni-processor behavior (pipelines, caches, speculation).
 - In case of multi-processors, we have additional interferences on the communication system which heavily influences WCET. We also may have intra-task parallelism.
 - WCET can no longer be considered as a useful interface between these abstraction layers.
- What about the other interfaces?
 - Is the classical ISA (using instructions that abstract away time) still appropriate?

169




Computer Engineering and Networks Laboratory



Acknowledgement

▶ Co-workers:

Jan Beutel, Jian-Jia Chen, Iuliana Bacivarov, Kai Lampka, Clemens Moser, Wolfgang Haid, Ernesto Wandeler, Simon Perathoner, Nikolay Stoimenov, Kai Huang, ...



▶ Funding:

EU-SHAPES, EU-PREDATOR, EU-COMBEST, EU-ARTISTDESIGN, EU-EURETILE, EU-PRO3D, IBM, Siemens, NCCR-MICS, KTI




Performance Analysis of Distributed Embedded Systems


Part 2: MPSoC Software Design

© Lothar Thiele
Iuliana Bacivarov, Wolfgang Haid, Kai Huang
http://www.tik.ee.ethz.ch/~shapes/






Modular Performance Analysis for MPSoC Design



Versatile MPSoC Software Design Flow





Computer Engineering and Networks Laboratory




Some Challenges in MPSoC Programming

3

- Design Process
- Programming Model
- Optimization
- Scalability
- Calibration





Some Challenges in MPSoC Programming

5


- Design Process
- DOL (Distributed Operation Layer)
- Programming Model
- Optimization
- Scalability
- Calibration



Computer Engineering mand Networks Laboratory




Design Exploration




Design Decisions


---→ Optimization Feedback







DOL Design Flow



Some Challenges in MPSoC Programming

- Design Process
- DOL (Distributed
 Operation Layer)
- Programming Model
- Process networks and explicit communication

- Optimization
- Calibration
- Scalability




Application Specification


Structure

- Process Network
 - Processes
 - SW channels (FIFO behavior)
- Iterators
 - Scalability for processes, SW channels, entire structures

Functional specification

- Language: C/C++
- API: DOL primitives






Algorithm 1 Process Model	
procedure INIT(DOLProcess p) initialize local data structures	▷ initialization
3: end procedure	
4: procedure FIRE(DOLProcess p)	
5: DOL_read(INPUT, size, buf) 6: manipulate	⊳ blocking read
7: DOL_write(OUTPUT, size, buf) 8: end procedure	⊳ blocking write

Computer Engineering and Networks Laboratory




Scalability at Specification Level

- Separation of instruction/thread level parallelism (inside processes) and process-level parallelism.
- Use of iterators in
 - architecture specification
 - application specification
 - mapping specification










Target Platform Abstraction (1)

- Topology modeled by a graph
 - two node types:
 - execution and comm. resources
 - storage resources
- Execution resources
 - RISCs, DSPs, ...
- Communication resources
 - buses, switches, links, I/Os
- Storage resources
 - RAMs, HW FIFOs, ...





Target Platform Abstraction (2)



Mapping Specification

Binding

- Processes to execution resources
- SW channels to read/write paths


Scheduling

- Processors
- Communication

Constraints

 For Hardwaredependent Software (HdS) generation





Some Challenges in MPSoC Programming

- Design Process
- Programming Model
- Optimization
- Scalability


- DOL (Distributed
 Operation Layer)
- Process networks and explicit communication
- Hybrid black-box methods

Calibration





DOL Design Flow



15




Computer Engineering # and Networks Laboratory




Optimization Criteria and Method

- Correctness:
 - avoid memory/buffer overflow / underflow
 - respect mapping constraints
- Performance:
 - end-to-end deadlines, throughput
 - jitter and burstiness
 - small sensitivity / large robustness
- Optimization Method:
 - Population-based *multi-objective optimization*.
 - Constraint handling embedded into optimizer
 - Exploration based on bottleneck and robustness information





Multiobjective Optimization




17




Computer Engineering And Networks Laboratory



A Generic Multiobjective EA







Design Space Exploration Framework


PISA&EXPO

- multi-objective optimization using evolutionary algorithms
- [PISA] https://www.tik.ee.ethz.ch/pisa;
- [EXPO] https://www.tik.ee.ethz.ch/expo





Design Space Exploration



Design Space Exploration

- Example for ATMEL Multitile Platform:
 - 64 processes, 16 processors, optimal mapping known
 - 32 processes execute efficiently on ARM, 32 efficiently on mAgic
 - different interconnection structures between processes
 - -16^{64} ≈ 1.15 · 10⁷⁷ possible mappings (including symmetric ones)
 - Evaluation of 10.000 mappings

	naive	evolutionary algorithm	optimum
64 indep. tasks	7/0	4/0	4/0
16 4-stage pipelines	9/10	4/0	4/0
64-stage pipeline	9/14	4/4	_4/2



PISA Website




Some Challenges in MPSoC Programming


- Design Process
- Programming Model
- Optimization
- Scalability
- Calibration

- DOL (Distributed
 Operation Layer)
- Process networks and explicit communication
- Hybrid black-box methods
- Multi-level performance estimation





DOL Design Flow




25



Computer Engineering and Networks Laboratory





Trace-based Performance Analysis



Example Trace-based Analysis

ATMEL Multitile (1 ... 8 tiles) with MPEG2 decoder





Error

27

Computer Engineering and Networks Laboratory



Advanced Analytic Methods

+1%


Classification

- Combine Binding and Resource Allocation:
 - Multiprocessor scheduling: Extension of uni-processor scheduling theory to multiple processors.
- Holistic Analysis
 - [Tindell et al.]: Based on response time analysis and fixed point calculations
- Component-Based Analysis
 - Symta/S [Ernst et. al.]: Concatenation of classical results from uni-processor real-time analysis
 - Network calculus [Cruz et. al.]: Generalized modeling of streams and resources based on arrival and service curves






Integration



29









Integration / Application Modeling


Algorithm 1 Example of a process with multiple inputs and outputs.

- 1: function FIRE(DOLProcess *p)
- 2: $DOL_read(input[1], buffer_in[1], N_in[1]);$
- 3: DOL_read(input[2], buffer_in[2], N_in[2]);
- 4: DOL_read(input[3], buffer_in[3], N_in[3]);
- 5: execute;
- 6: DOL_write(output[1], buffer_out[1], N_out[1]);
- 7: DOL_write(output[2], buffer_out[2], N_out[2]);
- 8: end function





Integration / Architecture Template







Computer Engineering And Networks Laboratory



Integration / Communication Modeling

31





Some Challenges in MPSoC Programming

- Design Process
- DOL (Distributed Operation Layer)
- Programming Model
- Process networks and explicit communication

Optimization

Hybrid black-box methods

Calibration


Reference points

- Scalability
- Swiss Federal Institute of Technology


Computer Engineering Mand Networks Laboratory




DOL Design Flow



33




Integration



35








SHAPES Multitile Calibration

MODEL PARAMETERS REQUIRED FOR MPA.


Entity	Parameter	Unit	Source	
process p	best-/worst-case execution time $BCET(p)$, $WCET(p)$	cycles/act.	low-level sim.	
queue q	minimal/maximal token size $N_{\min}(q), N_{\max}(q)$	bytes/access	functional sim.	
1 1	write rate, read rate $w(q)$, $r(q)$	1	functional sim.	
	clock frequency	cycles/s	HW data-sheet	
processor	best-/worst-case CPU utilization of run-time environment	cycles/s	low-level sim.	
	best-/worst-case context switch time	cycles/s	low-level sim.	
interconnect	throughput	bytes/s	HW data-sheet	
environment	system input (arrival curve)	bytes/s	system spec.	




Functional Simulation



Example 1: MJPEG Process Network



Example 1: MJPEG Functional Simulation



Example 1: Workload Extraction


functional simulation workload bounds accumulated 29469 workload γ(e) accumulated amount after $\gamma^{\rm u}(e)$ L = 4communication 171800 event 199954 228124 256287 285747 315241 344750 374228 403744 number of 433213 consecutive 462725 events 2911282 Computer Engineering Swiss Federal

40

and Networks Laboratory


Institute of Technology

Example 1: Platform



41








Example 1: Reference Points


- Platform benchmarks
 - communication bandwidth of network components
- Individual task simulations

Process	Runtime on RISC	Runtime on DSP	
dispatch gop	0.13	0.20	
dispatch macroblock	6.68	8.52	
dispatch block	0.06	0.04	
transform block	2.00	1.25	
collect block	0.05	0.04	
collect macroblock	12.33	8.51	
collect gop	0.18	0.30	







Example 1: Calibration Times



Example 1: Mapping Optimization



Example 2: Wave Field Synthesis




45




Computer Engineering and Networks Laboratory



Example 2: Platform





Example 2: Compilation Times

step			duration			
step		P-C	MJPEG	WFS		
model calibration (one-time effort)	functional simulation generation	$22\mathrm{s}$	$42\mathrm{s}$	$35\mathrm{s}$		
	functional simulation	$0.2\mathrm{s}$	$3.6\mathrm{s}$	$2.4\mathrm{s}$		
	synthesis (generation of binary)	$2\mathrm{s}$	$4\mathrm{s}$	$3\mathrm{s}$		
	simulation on MPARM	$23\mathrm{s}$	$13550\mathrm{s}$	$740\mathrm{s}$		
	log-file analysis and back-annotation	1 s	$12\mathrm{s}$	$3\mathrm{s}$		
model generation		1 s	$1\mathrm{s}$	1 s		
performance analysis based on generated model			$2.5\mathrm{s}$	$1.4\mathrm{s}$		

47



Computer Engineering and Networks Laboratory



Example 2: Accuracy

estimated observed

process	proc.	pr.	delay	backlog	pr.	delay	backlog
p-c.p1	1	1	$209 \ (\leq 223)$	$5 (\leq 6)$	2	$357 (\leq 401)$	$6 (\leq 8)$
p-c.p3	1	2	$329 \ (\leq 371)$	$7 (\leq 9)$	1	$37 \ (\leq 43)$	$1 (\leq 2)$
p-c.p2	2	1	$29 \ (\leq 38)$	$1 (\leq 2)$	1	$30 \ (\leq 35)$	$1 (\leq 2)$
mjpeg.ss	1	1	$203 \ (\leq 240)$	$4 (\leq 6)$	2	$321 \ (\leq 441)$	$3 (\leq 5)$
mjpeg.ms	1	2	$694 \ (\leq 781)$	$1 (\leq 3)$	1	$133 \ (\leq 190)$	$1 (\leq 1)$
mjpeg.sf	2	1	$2591 (\leq 3014)$	$5 (\leq 6)$	2	$3226 \ (\le 4315)$	$6 \ (\leq 6)$
mjpeg.mf	2	2	$1881 (\leq 2143)$	$2 (\leq 4)$	1	$307 \ (\leq 340)$	$1 (\leq 2)$
mjpeg.zii	3	1	$6164 \ (\le 6762)$	$4 (\leq 6)$	1	$5971 \ (\leq 6663)$	$4 (\leq 6)$
wfs.ctrl	1	1	$202 \ (\leq 235)$	$3 (\leq 5)$	3	$405 \ (\le 795)$	$5 (\leq 7)$
wfs.src	1	2	$292 \ (\leq 387)$	$4 (\leq 5)$	2	$228 \ (\leq 357)$	$3 \ (\leq 5)$
wfs.ls	1	3	$4931 \ (\le 5402)$	$8 (\leq 12)$	1	$4996 \ (\leq 5512)$	$9 (\leq 14)$
wfs.comp1	2	1	$1606 \ (\leq 1919)$	$12 \ (\leq 15)$	2	$6157 \ (\leq 7720)$	$26 \ (\leq 30)$
wfs.comp2	2	2	$5960 \ (\le 6838)$	$25 \ (\leq 26)$	1	$1940 \ (\leq 2156)$	$15 \ (\leq 20)$

