



ARTIST Summer School in Morocco  
Rabat, July 11-16th, 2010

## Modeling, Verification and Testing of of Embedded Systems

Speaker : Brian Nielsen

Centre of Embedded Software Systems  
Aalborg University, DK



## Modeling, Verification, and Testing of of Embedded Systems

Brian Nielsen

Centre of  
Embedded Software Systems  
Aalborg University, DK  
[bnielsen@cs.aau.dk](mailto:bnielsen@cs.aau.dk)



# Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions **Slides available at**  
<http://www.cs.aau.dk/~bnielsen/rabat2010.pdf>



# Software Embedded in Everything

- 80% of all software is embedded
- Demands for
  - increased functionality
  - minimal resources
- Requires interdisciplinary skills
  - Software construction
  - hardware platforms,
  - Scheduling, and resource analysis
  - communication
  - **testing & verification**
- Complex, sometimes buggy
- International focus Area



## Why Verification and Testing

### ■ IMPORTANCE for EMBEDDED SYSTEMS

- Often safety critical
- Often economical critical
- Hard to patch




### ■ CHALLENGES for EMBEDDED SYSTEMS


- Correctness of embedded systems depend crucially on use of *resources* (real-time, memory, bandwidth, energy).
- Need for verification of and conformance testing with respect to *quantitative aspects*.




## Real-time Systems




## Real-time Modeling




## Real-time Model-checking





## Real-time Controller Synthesis




## Real-time Model-Based Testing



# Real-time Monitoring



## UPPAAL Tools [www.uppaal.com](http://www.uppaal.com)



Uppaal Model-checker:  
Efficient reachability analysis of network of timed automata



...

- TIGA: Timed games (reachability and safety)
- CORA: Cost Optimal reachability from priced TA
- TRON: Testing Real-time Online



## UPPAAL Team

### @UPPsala

- Wang Yi
- Paul Pettersson
- John Häkansson
- Anders Hessel
- Pavel Krcal
- Leonid Mokrushin
- Shi Xiaochun



### @AALborg

- Kim G Larsen
- Alexandre Iannelli
- Marius Mikucionis
- Gerd Behrman
- Arne Skou
- Brian Nielsen
- Jacob I. Rasmussen
- Thomas Chatain



### @Elsewhere

- Emmanuel Fleury, Didier Lime, Johan Bengtsson, Fredrik Larsson, Kåre J Kristoffersen, Tobias Amnell, Thomas Hune, Oliver Möller, Elena Fersman, Carsten Weise, David Griffioen, Ansgar Fehnker, Frits Vanderaager, Theo Ruys, Pedro D'Argenio, J-P Katoen, Jan Tretmans, Judi Romijn, Ed Brinksma, Martijn Hendriks, Klaus Havelund, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Patricia Bouyer, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson...




## Why Verification and Testing

- 30-40% of production time is currently spent on elaborate, ad-hoc testing.
- High potential for improving testing methods and tools.
- Time-to-market may be shortened considerably by verification of early designs.
- Quantitative aspects essential for ES.



## Verification and Testing

Model



```
/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for a
* visualSTATE system. In this implementation this is the mainloop
* interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}

/* In d-241 we only use the OS_Wait call. It is used to simulate a
* system. Its purpose is to generate events. How this is done is up to
* you.
*/
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the Keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * Keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
```


Code



Running System

## Verification and Testing

**Model**



```

/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for
 * visualSTATE system. In this implementation this is the mainloop
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);


/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}

/* In d-241 we only use the OS_Wait call. It is used to simulate a
 * system. Its purpose is to generate events. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the Keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
}

```

**Code**




Running System



## Verification and Testing

**Model**



```

/* Wait for
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for a
 * visualSTATE system. In this implementation this is the mainloop
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion code variable. */
unsigned char cc;

void HandleError(unsigned char ccArg)
{
    printf("Error code %c detected, exiting application.\n", ccArg);
    exit(ccArg);
}


/* In d-241 we only use the OS_Wait call. It is used to simulate a
 * system. Its purpose is to generate events. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the Keyboard and
     * put them into the queue. When EVENT_UNDEFINED is read from the
     * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
}

```



**Code**



Running System



## Test versus Verification



$2^n$  sequences of length n

Deadlock identified using  
**Verification**  
After sequence of  
2000  
telegrams / < 1min

UPPAAL

## Comparison

### Verification

- Abstract models
- Exhaustive “proof”
- Limited size

### Testing

- Checks the actual implementation
- Only few executions checked
- But is the most direct method
- Any system size\*

\*) Model-based test generators does not always scale





ARTIST Summer School in Morocco  
Rabat, July 11-16th, 2010

## Modeling, Verification and Testing of of Embedded Systems

Speaker : Brian Nielsen

Centre of Embedded Software Systems  
Aalborg University, DK



## Modeling, Verification, and Testing of of Embedded Systems

Brian Nielsen

Centre of  
Embedded Software Systems  
Aalborg University, DK

bnielsen@cs.aau.dk



## Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions




## Modeling & Verification

What can it be used for?




## Real-time Modeling




## Models

- A model is a simplified representation of the real world.
- User gains confidence in the adequacy and validity of a proposed system.
- Models selected aspects. Removes irrelevant details.
- Early design exploration.



## Modelling and Analysis


Software Model A



**Tools:** UPPAAL, visualSTATE,  
ESTEREL, SPIN, Statemate, FormalCheck,  
VeriSoft, Java Pathfinder,...



## UPPAAL Tools [www.uppaal.com](http://www.uppaal.com)



Uppaal Model-checker:  
Efficient reachability analysis of network  
of timed automata

Uppaal-CORA

Uppaal-TIGA

Uppaal-TRON

...

- TIGA: Timed games (reachability and safety)
- CORA: Cost Optimal reachability from priced TA
- TRON: Testing Real-time Online




## Home-Banking?

```
int accountA, accountB; //Shared global variables  
//Two concurrent bank costumers  
  
Thread costumer1 () {           Thread costumer2 () {  
    int a,b; //local tmp copy      int a,b;  
  
    a=accountA;                  a=accountA;  
    b=accountB;                  b=accountB;  
    a=a-10; b=b+10;              a=a-20; b=b+20;  
    accountA=a;                  accountA=a;  
    accountB=b;                  accountB=b;  
}  
}
```

- Initially accountA=accountB=100
- Can money be lost after the transactions?



## Home Banking



A[] (pc1.finished and pc2.finished) imply (accountA+accountB==200)?



## Home Banking

```
int accountA, accountB; //Shared global variables
Semaphore A,B;           //Protected by sem A,B
//Two concurrent bank costumers


Thread costumer1 () {      Thread costumer2 () {
    int a,b; //local tmp copy    int a,b;

    wait(A);                  wait(B);
    wait(B);                  wait(A);
    a=accountA;               a=accountA;
    b=accountB;               b=accountB;
    a=a-10;b=b+10;            a=a-20; b=b+20;
    accountA=a;               accountA=a;
    accountB=b;               accountB=b;
    signal(A);                signal(B);
    signal(B);                signal(A);
}
```




## Semaphore Model

Binary Semaphore




Counting Semaphore




## Composition

IO Automater (2-vejs synkronisering)





## Composition

IO Automater (2-vejs synkronisering)



# Semaphore Solution?




1. Consistency? (Balance) ✓
2. Race conditions? ✓
3. Deadlock? □

1.  $A[] \text{ (mc1.finished and mc2.finished) imply } (\text{accountA}+\text{accountB}==200)$  ✓
2.  $E<> \text{ mc1.critical\_section and mc2.critical\_section}$  ✓
3.  $A[] \text{ not (mc1.finished and mc2.finished) imply not deadlock}$  □

# Modeling Function


## Simple Light Control



**WANT:** if **press** is issued twice **quickly** then the **light** will get **brighter**; otherwise the light is turned off.




## Modeling Quantities: Time



## Modeling Quantities: Timed Automata

Alur&Dill



**States:**  
 $(\text{location}, x=v)$  where  $v \in \mathbb{R}$


### Transitions:

```


( Off , x=0 )
→ ( Off , x=4.32 )
→ ( Light , x=0 )
→ ( Light , x=4.51 )
→ ( Light , x=0 )
→ ( Light , x=100 )
→ ( Off , x=0 )
  
```




## Networks




## Networks



## Networks



## Networks





## Modeling Language

- Network of TA = instances of templates
  - argument *const type expression*
  - argument *type& name*
- Types
  - built-in types: *int*, *int[min,max]*, *bool*, arrays
  - *typedef struct { ... } name*
  - *typedef built-in-type name*
- Functions
  - C-style syntax, no pointer but references OK.
- Select
  - *name : type*



## Un-timed Example: Jugs



- Scalable, compact, & readable model.
  - `const int N = 2; typedef int[0,N-1] id_t;`
  - Jugs have their own *id*.
  - Actions = functions.
  - Pour: from *id* to another *k* different from *id*.



## Jugs cont.

- Jug levels & capacities:  


```
int level[N];
const int capa[N] = {2,5};
```
- void empty(id\_t i) { level[i]=0; }
- void fill(id\_t i) { level[i] = capa[i]; }
- void pour(id\_t i, id\_t j)  
{  
 int max = capa[j] - level[j];  
 int poured = level[i] <? max; //minimum  
 level[i] -= poured;  
 level[j] += poured;  
}
- Auto-instantiation: system Jug;



## Additional features

- Broadcast channels
- Committed
- Stop Watches
- Priorities





# Requirements

## Timed Logic




## Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions



# State Search

The diagram illustrates pointer arithmetic and memory layout for two structures. The left structure has fields `b0`, `count==1`, `b1`, `count++`, and `b2`. The right structure has fields `r0`, `count==1`, `r1`, `count--`, and `r2`. Arrows show the movement of pointers between fields.



Each trace = a program execution  
Uppaal checks *all* traces

Is count *possibly* 3 ?      E<> count==3  
Is count *always* 1 ?      A[ ] count==1



## Logical Specifications

## Subset of timed CTL

- Validation Properties
    - Possibly:  $E \leftrightarrow P$
  - Safety Properties
    - Invariant:  $A[] P$
    - Pos. Inv.:  $E[] P$
  - Liveness Properties
    - Eventually:  $A \leftrightarrow P$
    - Leads-to:  $P \rightarrow Q$
  - Bounded Liveness
    - Leads to within:  $P \xrightarrow{< t} Q$

The expressions  $P$  and  $Q$   
are state-predicates



## Logical Specifications

The expressions  $P$  and  $Q$  must be type safe, side effect free, and evaluate to a boolean.

Only references to integer variables, constants, clocks, and locations are allowed

process location      data guards      clock guards


$$p ::= a.l \mid g_d \mid g_c \mid p \text{ and } p \mid p \text{ or } p \mid \text{not } p \mid p \text{ imply } p \mid (p) \mid \text{deadlock}_{(\text{only for } A[], E<>)}$$

$A[] \text{ (mc1.finished and mc2.finished) imply (accountA+accountB==200)}$




## Logical Specifications

- Validation Properties
  - Possibly:  $E <> P$
- Safety Properties
  - Invariant:  $A[] P$
  - Pos. Inv.:  $E[] P$
- Liveness Properties
  - Eventually:  $A <> P$
  - Leadsto:  $P \rightarrow Q$
- Bounded Liveness
  - Leads to within:  $P \rightarrow_t Q$




## Logical Specifications

- Validation Properties
  - Possibly:  $E <> P$
- Safety Properties
  - Invariant:  $A[] P$
  - Pos. Inv.:  $E[] P$
- Liveness Properties
  - Eventually:  $A <> P$
  - Leadsto:  $P \rightarrow Q$
- Bounded Liveness
  - Leads to within:  $P \rightarrow_{.t} Q$




## Logical Specifications

- Validation Properties
  - Possibly:  $E <> P$
- Safety Properties
  - Invariant:  $A[] P$
  - Pos. Inv.:  $E[] P$
- Liveness Properties
  - Eventually:  $A <> P$
  - Leadsto:  $P \rightarrow Q$
- Bounded Liveness
  - Leads to within:  $P \rightarrow_{.t} Q$



# Logical Specifications


- Validation Properties
  - Possibly:  $E <> P$
- Safety Properties
  - Invariant:  $A[] P$
  - Pos. Inv.:  $E[] P$
- Liveness Properties
  - Eventually:  $A <> P$
  - Leadsto:  $P \rightarrow Q$
- Bounded Liveness
  - Leads to within:  $P \rightarrow_{\cdot t} Q$




## Gear Controller

with MECEL AB



Lindahl, Pettersson, Yi



# Gear Control (partial)




# GearBox & Clutch



# Gear Controller with MECEL AB

## Requirements



$\text{GearControl}@\text{Initiate} \rightsquigarrow_{\leq 1500} (\text{ErrStat} = 0) \Rightarrow \text{GearControl}@\text{GearChanged}$  (1)

$\text{GearControl}@\text{Initiate} \rightsquigarrow_{\leq 1000}$

$(\text{ErrStat} = 0 \wedge \text{UseCase} = 0) \Rightarrow \text{GearControl}@\text{GearChanged}$  (2)

$\text{Clutch}@\text{ErrorClose} \rightsquigarrow_{\leq 200} \text{GearControl}@C\text{CloseError}$  (3)

$\text{Clutch}@\text{ErrorOpen} \rightsquigarrow_{\leq 200} \text{GearControl}@C\text{OpenError}$  (4)

$\text{GearBox}@\text{ErrorIdle} \rightsquigarrow_{\leq 350} \text{GearControl}@G\text{setError}$  (5)

$\text{GearBox}@\text{ErrorNeu} \rightsquigarrow_{\leq 200} \text{GearControl}@G\text{NeuError}$  (6)

$\text{Inv}(\text{GearControl}@C\text{CloseError} \Rightarrow \text{Clutch}@\text{ErrorClose})$  (7)

$\text{Inv}(\text{GearControl}@C\text{OpenError} \Rightarrow \text{Clutch}@\text{ErrorOpen})$  (8)

$\text{Inv}(\text{GearControl}@G\text{setError} \Rightarrow \text{GearBox}@\text{ErrorIdle})$  (9)

$\text{Inv}(\text{GearControl}@G\text{NeuError} \Rightarrow \text{GearBox}@\text{ErrorNeu})$  (10)

$\text{Inv}(\text{Engine}@\text{ErrorSpeed} \Rightarrow \text{ErrStat} \neq 0)$  (11)

$\text{Inv}(\text{Engine}@\text{Torque} \Rightarrow \text{Clutch}@\text{Closed})$  (12)





## Uppaal Internals

How does it work?



Center for Indlejrede Software Systemer

## Example




$(L_0, x=0, y=0)$   
 $\xrightarrow{\varepsilon(1.4)}$   
 $(L_0, x=1.4, y=1.4)$   
 $\xrightarrow{a}$   
 $(L_0, x=1.4, y=0)$   
 $\xrightarrow{\varepsilon(1.6)}$   
 $(L_0, x=3.0, y=1.6)$   
 $\xrightarrow{a}$   
 $(L_0, x=3.0, y=0)$


## Zones

From infinite to finite

State  
 $(n, x=3.2, y=2.5)$




Symbolic state (set)  
 $(n, 1 \leq x \leq 4, 1 \leq y \leq 3)$




Zone:  
conjunction of  
 $x-y \leq n$ ,  
 $x \leq n$ ,  
 $x \geq n$



## Symbolic Transitions





## Symbolic Exploration





## Symbolic Exploration



## Symbolic Exploration



## Symbolic Exploration





Left

Reachable?



## Symbolic Exploration





Delay



Reachable?





## Symbolic Exploration





## Symbolic Exploration



## Symbolic Exploration




## Symbolic Exploration



## Difference Bound Matrices


$x_0 - x_0 \leq 0$	$x_0 - x_1 \leq -2$	$x_0 - x_2 \leq -1$
$x_1 - x_0 \leq 6$	$x_1 - x_1 \leq 0$	$x_1 - x_2 \leq 3$
$x_2 - x_0 \leq 5$	$x_2 - x_1 \leq 1$	$x_2 - x_2 \leq 0$

$$x_i - x_j \leq C_{ij}$$



## Forward Reachability Algorithm

Init  $\rightarrow$  Final ?



INITIAL `Passed` :=  $\emptyset$ ;  
`Waiting` :=  $\{(n_0, Z_0)\}$


REPEAT

UNTIL `Waiting` =  $\emptyset$   
 return false



## Forward Reachability Algorithm

Init -> Final ?



INITIAL `Passed` :=  $\emptyset$ ;  
`Waiting` :=  $\{(n_0, Z_0)\}$


REPEAT  
 pick  $(n, Z)$  in `Waiting`

UNTIL `Waiting` =  $\emptyset$   
 return false



## Forward Reachability Algorithm

Init -> Final ?



INITIAL `Passed` :=  $\emptyset$ ;  
`Waiting` :=  $\{(n_0, Z_0)\}$


REPEAT  
 pick  $(n, Z)$  in `Waiting`  
 if  $(n, Z)$  = Final return true

UNTIL `Waiting` =  $\emptyset$   
 return false



## Forward Reachability Algorithm

Init -> Final ?



```

INITIAL Passed := Ø;
Waiting := {(n0,Z0)}


REPEAT
  pick (n,Z) in Waiting
  if (n,Z) = Final return true
  for all (n,Z) → (n',Z'):
    if for some (n',Z'') Z'' ⊆ Z'' continue

UNTIL Waiting = Ø
return false
  
```



## Forward Reachability Algorithm

Init -> Final ?



```

INITIAL Passed := Ø;
Waiting := {(n0,Z0)}


REPEAT
  pick (n,Z) in Waiting
  if (n,Z) = Final return true
  for all (n,Z) → (n',Z'):
    if for some (n',Z'') Z'' ⊆ Z'' continue
    else add (n',Z') to Waiting

UNTIL Waiting = Ø
return false
  
```



## Forward Reachability Algorithm

Init -> Final ?



```

INITIAL Passed := Ø;
Waiting := {(n0,Z0)}

REPEAT
  pick (n,Z) in Waiting
  if (n,Z) = Final return true
  for all (n,Z) → (n',Z'):
    if for some (n',Z'') Z' ⊆ Z'' continue
    else add (n',Z') to Waiting
    move (n,Z) to Passed


UNTIL Waiting = Ø
return false

```



## Forward Reachability Algorithm

Init -> Final ?



```

INITIAL Passed := Ø;
Waiting := {(n0,Z0)}


REPEAT
  pick (n,Z) in Waiting
  if (n,Z) = Final return true
  for all (n,Z) → (n',Z'):
    if for some (n',Z'') Z' ⊆ Z'' continue
    else add (n',Z') to Waiting
    move (n,Z) to Passed

UNTIL Waiting = Ø
return false

```



## State Space Explosion Problem




## Optimizations


- Compact data structures
  - Shortest path reduction
  - Clock Difference Diagrams
- "To store or not to store"
- Active clock reduction
- Clock bound optimization
  
- Over approximations (Convex Hull)
- Under approximations




## BUT always State Space Explosion Problem



## Modelling Exercise The Vending Machine



## The Cruise Controller





ARTIST Summer School in Morocco  
Rabat, July 11-16th, 2010

## Modeling, Verification and Testing of of Embedded Systems

Speaker : Brian Nielsen

Centre of Embedded Software Systems  
Aalborg University, DK



## Modeling, Verification, (Synthesis), and Testing of of Embedded Systems

Brian Nielsen

Centre of  
Embedded Software Systems  
Aalborg University, DK

bnielsen@cs.aau.dk




Center for Indlejrede Software Systemer

# Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions




## Real-time Synthesis



## Scheduling and optimization




## Example: Bridge Problem



If possible find schedule for all four men to reach safe side in 60 min.




## Bridge Problem




- Can be modeled and solved with timed automata in UPPAAL.




## Optimal Scheduling – Time






## Optimal Scheduling – Time



## Optimal Scheduling – Power







## Experimental Results

name	#tasks	#chains	# machines	optimal	TA
001	437	125	4	1178	1182
000	452	43	20	537	537
018	730	175	10	700	704
074	1007	66	12	891	894
021	1145	88	20	605	612
228	1187	293	8	1570	1574
071	1193	124	20	629	634
271	1348	127	12	1163	1164
237	1566	152	12	1340	1342
231	1664	101	16	t.o.	1137
235	1782	218	16	t.o.	1150
233	1980	207	19	1118	1121
294	2014	141	17	1257	1261
295	2168	965	18	1318	1322
292	2333	318	3	8009	8009
298	2399	303	10	2471	2473


**AMETIST**  
advanced methods for timed systems

Symbolic A\*  
Brand-&-Bound  
60 sec

Abdeddaïm, Kerbaa, Maler



## Linearly Priced Timed Automata




- Timed Automata + costs on transitions and locations
- Cost of performing transition: transition cost
- Cost of performing delay  $\varepsilon$ : ( $\varepsilon \times$  location cost)
- Trace:
 
$$(a, x=y=0) \xrightarrow[4]{} (b, x=y=0) \xrightarrow[\frac{\varepsilon(2.5)}{2.5 \times 2}]{} (b, x=y=2) \xrightarrow[0]{} (a, x=0, y=2)$$
- Cost of Execution Trace:
  - Sum of costs: **4 + 5 + 0 = 9**



## Optimal Task Graph Scheduling

*Power-Optimality*


- Energy-rates:  
 $C : M \rightarrow N$
- Compute schedule with minimum completion-cost!



## Task Graph Scheduling


*Optimal Static Task Scheduling*

- Task  $P = \{P_1, \dots, P_m\}$
- Machines  $M = \{M_1, \dots, M_n\}$
- Duration  $\Delta : (P \times M) \rightarrow \mathbb{N}_\infty$
- $< :$   $P \times P \rightarrow \mathbb{N} \cup \{\text{pred}\}$
- A task  $P_i$  has a condition if all constraints are met
- Each task  $P_i$  has a duration at machine  $M_j$
- Tasks  $P_i$  have dependencies
- Compute schedule with minimum completion-time!



## Verification vs. Optimization

- Verification Algorithms:
  - Checks a logical property of the entire state-space of a model.
  - Efficient Blind search.
- Optimization Algorithms:
  - Finds (near) optimal solutions.
  - Uses techniques to avoid non-optimal parts of the state-space (e.g. Branch and Bound).
- Objective:
  - Bridge gap between the two.
  - New techniques and applications in UPPAAL.




## Controller Synthesis




## Controller Synthesis and Timed Games

Production Cell




**GIVEN** System moves **S**,  
Controller moves **C**, and property  $\phi$   
**FIND** strategy  $s_C$  such that  $s_C || S$  sat  $\phi$   
→  
**A Two-Player Game**



# Timed Game Automata

[Maler, Pnueli, Sifakis'95].

→ Uncontrollable  
→ Controllable



The controller continuously observes all delays & moves

## Move:

controllable edge:  $c$

delay:  $\lambda$

**Winning strategy:** a function that tells the controller how to move in any given state to win the game:

## Memoryless strategy:


$$F : \text{State} \rightarrow E_c \cup \lambda$$

**Reachability Games:** Reach Goal

**Safety Games:** Avoid loose



# Timed Games



a winning strategy:

$$L0: \begin{cases} x < 1 & : \lambda \\ x == 1 & : c \end{cases}$$

$$L1: \begin{cases} x < 2 & : \lambda \\ x \geq 2 & : c \end{cases}$$

$$L2: \begin{cases} x \leq 1 & : c \end{cases}$$

$$L3: \begin{cases} x < 1 & : \lambda \\ x == 1 & : c \end{cases}$$



## Timed Game Solver

The screenshot shows the UPPAAL TIGA software interface. On the left, there is a 'Welcome!' section with text about the tool's purpose and a symbolic extension of the on-the-fly algorithm. In the center, a state transition graph is displayed with states L0, L1, L2, L3, and a goal state. Transitions are labeled with linear-time constraints like  $x \leq 2$ ,  $x > 1$ , etc. On the right, a 'Latest News' sidebar lists recent releases and fixes, such as Version 0.9 released on 22 Nov 2006, which fixed bugs related to urgent and committed states.


## Controller Synthesis: Hydac Case

The diagram illustrates a Plastic Injection Molding Machine with four main stages: Clamping, Injection, Cooling, and Ejection. A cursor is shown interacting with the machine. To the right, a list of achievements is presented:

- Robust and optimal control
- Tool Chain
  - Synthesis: **UPPAAL TIGA**
  - Verification: **PHAVer**
  - Performance: **SIMULINK**
- 40% improvement of existing solutions.
- Underlying PTA problem.

At the bottom, the Quasimodo logo is shown, featuring a stylized blue 'Q' and the word 'Quasimodo'.


## The Molding Machine



- The Machine consumes oil from the Accumulator
- The Machine returns oil to the Reservoir
- The total amount of oil in the system is constant.
- The Pump can move oil from Reservoir to the Accumulator.



## Oil Pump Control Problem




- R1: stay within safe interval [4.9, 25.1]
- R2: minimize average/overall oil volume


$$\int_{t=0}^{t=T} v(t) dt / T$$




## The Machine (consumption)




- Infinite cyclic demand to be satisfied by our control strategy.
- P: latency 2 s between state change of pump
- F: noise 0.1 l/s




## Machine (uncontrollable)




## Pump (controllable)



## Global Approach




## Results



$D=1, m=0.4$ : Optimal stable interval  $I_1=[5.1, 10]$



## Results



# Results

Control	1527	7.64	8.05
G2M3	1513	7.57	7.95
G2M2	1500	7.5	7.95
G2M1	1489	7.44	7.95

with  
**45% improvement** in performance (BangBang)  
**33% improvement** in perform. ("Hydac Smart")

**Guaranteed**  
Correctness  
Robustness





ARTIST Summer School in Morocco  
Rabat, July 11-16th, 2010

## Modeling, Verification and Testing of of Embedded Systems

Speaker : Brian Nielsen

Centre of Embedded Software Systems  
Aalborg University, DK



## Modeling, Verification, and Testing of of Embedded Systems

Brian Nielsen

Centre of  
Embedded Software Systems  
Aalborg University, DK

bnielsen@cs.aau.dk



## Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions



## Testing




# Testing

## Testing:

- to check the **quality** (functionality, reliability, performance, ...) of an (software) object

-by performing experiments  
-in a controlled way




- In avg. 10-20 errors per 1000 LOC
- 30-50 % of development time and cost in embedded software

- To find errors
- To determine risk of release




# What is testing?

*The execution of a system with sample inputs/configurations and evaluating the correctness of outputs*



# Types of Testing



# **Quality-Characteristics (ISO-9126)**

- Functionality ⇒ functional testing
    - Suitability, accuracy, security, compliance, interoperability
  - Reliability ⇒ reliability testing
    - maturity, fault tolerance, recoverability
  - Usability ⇒ usability testing
    - understandability, learnability, operability
  - Efficiency ⇒ performance testing
    - time behaviour, resource utilization
  - Maintainability ⇒ maintainability testing ??
    - Analysability, changeability, stability, testability
  - Portability ⇒ portability testing ?
    - Adaptability, installability, conformance, replaceability



## System test

- Eg Mobile Phone Protocol Testing



Siemens


## Test Equipment

- Complete Type Approval Test System (3 M€)



Siemens

# Testing Process




## A Self-Assessment Test [Myers]

- “A program reads three integer values. The three values are interpreted as representing the lengths of the sides of a triangle. The program prints a message that states whether the triangle is scalene, isosceles, or equilateral.”
- *Write a set of test cases to test this program*




# Triangles



**Equilateral Triangle**

**Three equal sides**


**Three equal angles, always  $60^\circ$**



**Isosceles Triangle**

**Two equal sides**

**Two equal angles**



**Scalene Triangle**


**No equal sides**

**No equal angles**




**Acute Triangle**

All angles are less than  $90^\circ$



**Right Triangle**

Has a right angle ( $90^\circ$ )



**Obtuse Triangle**

Has an angle more than  $90^\circ$



## A Self-Assessment Test [Myers]

Test cases for: ...




# Model-based Testing


Conformance




## Automated Model Based Conformance Testing



# Timed Coffee Machine




# Conformance Relation



- Timed Automata with Timed-LTS semantics
- **Input** actions (?) are controlled by the environment
- **Output** actions (!) are controlled by the implementation
- Implementations are *input enabled*
- **Testing hypothesis:** IUT can be modeled by some (unknown) TA



## Does $I_n$ conform-to $S_1$ ?




## Timed Conformance

Derived from Tretman's IOCO

Let  $I, S$  be timed I/O LTS,  $P$  a set of states

$\text{TTTr}(P)$ : the set of *timed traces* from  $P$

eg.:  $\sigma = \text{coin?}.\mathbf{5}.\text{req?}.\mathbf{2}.\text{thinCoffee!}.\mathbf{9}.\text{coin?}$



$\text{Out}(P \text{ after } \sigma)$  = possible *outputs* and *delays* after  $\sigma$   
eg.  $\text{out}(\{I_2, x=1\}) = \{\text{thinCoffee}, \mathbf{0} \dots \mathbf{2}\}$

$I \text{ rt-ioco } S = \text{def}$

$\forall \sigma \in \text{TTTr}(S): \text{Out}(I \text{ after } \sigma) \subseteq \text{Out}(S \text{ after } \sigma)$

$\text{TTTr}(I) \subseteq \text{TTTr}(s) \text{ if } s \text{ and } I \text{ are input enabled}$


**Intuition**

- no illegal output is produced, and
- required output is produced (at right time)

See also [Krichen&Tripakis, Khoumsi]



## Does $I_n$ conform-to $S_1$ ?




$\sigma = \text{coin.give.10}$   
 $\sigma \in \text{TTTr}(I_1), \sigma \notin \text{TTTr}(S_1)$

$\text{out}(I_1 \text{ after coin.give.3}) = \{0 \dots \infty\}$   
 $\subset$   
 $\text{out}(S_1 \text{ after coin.give.3}) = \{\text{coffee}, 0 \dots 2\}$




## Does $I_n$ conform-to $S_1$ ?



$\sigma = \text{coin.give.7.coffee}$   
 $\sigma \in \text{TTTr}(I_3), \sigma \notin \text{TTTr}(S_1)$

$\text{out}(I_3 \text{ after coin.give.7}) = \{\text{coffee}, 0\}$   
 $\subset$   
 $\text{out}(S_1 \text{ after coin.give.7}) = \{\}$




$\sigma = \text{coin.give.1.coffee}$   
 $\sigma \in \text{TTTr}(I_4), \sigma \notin \text{TTTr}(S_1)$

$\text{out}(I_4 \text{ after coin.give.1}) = \{\text{coffee}, 0 \dots 4\}$   
 $\subset$   
 $\text{out}(S_1 \text{ after coin.give.1}) = \{0 \dots 4\}$



## Does $I_n$ conform-to $S_1$ ?



$\sigma = \text{coin.give.5.tea}$   
 $\sigma \in \text{TTr}(I7), \sigma \notin \text{TTr}(S1)$


$\sigma = \text{token.5.vodka}$   
 $\sigma \in \text{TTr}(I8), \sigma \notin \text{TTr}(S1)$   
 But  $\sigma$  was not specified

$\text{out}(I7 \text{ after } \text{coin.give.5}) = \{\text{tea, coffee, 0}\}$   
 $\subsetneq$   
 $\text{out}(S1 \text{ after } \text{coin.give.5}) = \{\text{coffee, 0}\}$




## Sample Cooling Controller

IUT-model



Env-model




- When T is high (low) switch on (off) cooling within r secs.
- When T is medium cooling may be either on or off (impl freedom)




# Environment Modeling

- $E_M$  Any action possible at any time
- $E_1$  Only realistic temperature variations
- $E_2$  Temperature never increases when cooling
- $E_L$  No inputs (completely passive)




$$E_L \subseteq E_2 \subseteq E_1 \subseteq E_M$$



## Conformance relation

Relativized real-time io-conformance



- $E, S, I$  are input enabled Timed LTS
- Let  $P$  be a set of states
- $TTr(P)$ : the set of *timed traces* from states in  $P$
- $P$  after  $\sigma$  = the set of states reachable after timed trace  $\sigma$
- $Out(P)$  = possible outputs and delays from states in  $P$

•  $I \text{ rt-ioco}_E S =_{\text{def}} \forall \sigma \in TTr(E): Out((E,I) \text{ after } \sigma) \subseteq Out((E,S) \text{ after } \sigma)$

•  $I \text{ rt-ioco}_E S \text{ iff } TTr(I) \cap TTr(E) \subseteq TTr(S) \cap TTr(E) // \text{input enabled}$

- **Intuition, for all assumed environment behaviors, the IUT**
  - **never produces illegal output, and**
  - **always produces required output in time**



## Re-use Testing Effort

- Given  $I, E, S$
- Assume  $I \text{ rt-}ioco_E S$

1. Given new (weaker) system specification  $S'$

If  $S \sqsubseteq S'$  then  $I \text{ rt-}ioco_E S'$

2. Given new (stronger) environment specification  $E'$

If  $E' \sqsubseteq E$  then  $I \text{ rt-}ioco_{E'} S$



## Advantages of Explicit Environments

- Realism and guiding
- Separation of concerns
- Modularity
- Creative tool uses
- Theoretical properties



# Tretman's IOCO

- "The" conformance relation used for blackbox testing of (untimed) reactive systems

- **Quiescence**: a state is *quiescent* iff it never produces an output (without further inputs)
- Quiescent is an *observable output action*  $\delta$

$$i \text{ ioco } s =_{\text{def}} \forall \sigma \in \text{Straces}(s) : \text{out}(i \text{ after } \sigma) \subseteq \text{out}(s \text{ after } \sigma)$$

$$p \text{ after } \sigma = \{ p' \mid p \xrightarrow{\sigma} p' \}$$

$$p \xrightarrow{\delta} p \quad \text{iff} \quad \forall o! \in L_U \cup \{\tau\} : p \xrightarrow{o!} \cancel{p}$$

$$\begin{aligned} \text{out}(P) &= \{ o! \in L_U \mid p \xrightarrow{o!} p \in P \} \\ &\cup \{ \delta \mid p \xrightarrow{\delta} p, p \in P \} \end{aligned}$$

$$\text{Straces}(s) = \{ \sigma \in (L \cup \{\delta\})^* \mid s \xrightarrow{\sigma} \}$$

[Jan Tretmans].



## Course Outline

1. Introduction
2. Modeling
  1. Modelling Embedded systems
  2. Introduction to timed automata (TA)
3. Verification using Uppaal
4. Beyond Verification: Synthesis
  1. Optimal Scheduling & Planning
  2. Controller Synthesis
5. Real-Time Conformance
  1. Testing theory
  2. Real-time extensions of the ioco testing theory
6. Real-Time Test Generation
  1. Off-line generation using model checkers
  2. (optimal) quantitative test-sequences (based on Priced TA)
  3. Online real-time testing
  4. Testing strategies using Timed Games
7. Conclusions




# Model-based Testing


Offline



## Automated Model Based Conformance Testing




## Timed Tests



EXAMPLE test cases for Interface

```


0.grasp!.210.release!.touch?.PASS
0.grasp!.317.release!.touch?.220.grasp!.220.release!.touch?.PASS
1000.grasp!.517.starthold?.100.release!.endhold?.PASS
  
```




INFINITELY MANY SEQUENCES!!!!!!



## DEMO: Touch-sensitive Light-Controller




## Overview of Techniques

More Restricted 	Model	Restrictions	Technique	When
"Douta"	Completely controllable	Counter Examples (Guarantees coverage/cost)	Offline	
Observable TA	Timeing uncertainty+ Multiple Outputs	Game (definitely and possibly winning)	Offline (+ online)	
Partially Observable TA	Observation Predicates	Game	Offline	
Timed Automata	Unrestricted non-determinism	Counter Examples (Preset-input sequences only)	Offline	
Timed Automata	Unrestricted non-determinism	Stat-set tracking	Online	



## Test Generation using Verification



Use trace scenario as test case??!!



## Controllable Timed Automata


### ■ “DOUTA”-Model

- **Determinism:** for any state, two transitions with same input/output leads to the same next state
- **Output Urgent:** enabled outputs will occur immediately
- **Isolated Outputs:** if an output is enabled, no other output is enabled
- **Input Enabled:** all inputs can always be accepted



## “Controllable” Timed I/O Automata

Inputs (?) are controllable  
Outputs (!) are uncontrollable




- Test case is a **preset sequence** of timed I/O actions
- Time and resource **optimal** tests can be generated



# Test Purposes

**Test Purpose:** A specific test objective (or observation) the tester wants to make on SUT



**TP:** Check that the light can become bright:

**E<> L==10**


```
out(IGrasp);silence(500);in(OSetLevel,0);silence(1000);
in(OSetLevel,1);silence(1000);in(OSetLevel,2); silence(1000);
in(OSetLevel,3);silence(1000);in(OSetLevel,4);silence(1000);
in(OSetLevel,5);silence(1000);in(OSetLevel,6);silence(1000);
in(OSetLevel,7);silence(1000);in(OSetLevel,8);silence(1000);
in(OSetLevel,9);silence(1000);in(OSetLevel,10);
out(IRelease);
```

Shortest  
- and fastest -test !




## Coverage Based Test Generation

- Multi purpose testing
- Cover measurement
- Examples:
  - Location coverage,
  - Edge coverage,
  - Definition/use pair coverage




## Coverage Based Test Generation

- Multi purpose testing
- Cover measurement
- Examples:
  - Location coverage,
  - Edge coverage,
  - Definition/use pair coverage




## Coverage Based Test Generation

- Multi purpose testing
- Cover measurement
- Examples:
  - Location coverage,
  - Edge coverage,
  - Definition/use pair coverage




## Coverage Based Test Generation

- Multi purpose testing
- Cover measurement
- Examples:
  - Location coverage,
  - Edge coverage,
  - Definition/use pair coverage



## Location Coverage

- Test sequence traversing all locations
- Encoding:
  - Enumerate locations  $l_0, \dots, l_n$
  - Add an auxiliary variable  $l_i$  for each location
  - Label each ingoing edge to location  $i$   $l_i := \text{true}$
  - Mark initial visited  $l_0 := \text{true}$
- Check:  $E<> ( l_0 = \text{true} \wedge \dots \wedge l_n = \text{true} )$



UPPAAL COV ER

## Edge Coverage

- Test sequence traversing all edges


- Encoding:

- Enumerate edges

$e_0, \dots, e_n$

- Add auxiliary variable  $e[i]$  for each edge

- Label each edge  $e[i]:=1$




- Check:

$E <> ( e[0]=1 \wedge \dots \wedge e[n]=1 )$



## Test Suite Generation

- In general a set of test cases is needed to cover a test criteria
- Add global reset of SUT and environment model and associate a cost (of system reset)



- Same encodings and min-cost reachability
- Test sequence  $\sigma = \mathcal{E}_0, i_0, \dots, \mathcal{E}_l, i_l, \text{reset } \underbrace{\mathcal{E}_2, i_2, \dots, \mathcal{E}_0, i_0}_{\sigma_i}, \text{reset}, \mathcal{E}_l, i_l, \mathcal{E}_2, i_2, \dots$
- Test suite  $T = \{\sigma_1, \dots, \sigma_n\}$  with minimum cost




## Time-optimal test suites


- Product instance testing
- Test more behavior in less time
- Some operations (e.g SUT `reset`) are very time-consuming
- Stressful for SUT??
  
- Other resources
  - Power
  - Mechanical wear
  - Manual operations



## Test generation using Optimal Scheduling



## Linearly Priced Timed Automata




- Timed Automata + costs on transitions and locations
- Cost of performing transition: transition cost
- Cost of performing delay  $\varepsilon$ : ( $\varepsilon \times$  location cost)
- Trace:  

$$(a, x=y=0) \xrightarrow[4]{} (b, x=y=0) \xrightarrow[\frac{\varepsilon(2.5)}{2.5 \times 2}]{} (b, x=y=2) \xrightarrow[0]{} (a, x=0, y=2)$$
- Cost of Execution Trace:  
  - Sum of costs: **4 + 5 + 0 = 9**




## Fastest Edge Coverage

Time=12600 ms




## Power-Optimal Edge Coverage



## Offline Testing of Non-Deterministic TA

1. Compute “preset” timed input-sequence  $\sigma_i$
2. Blindly Execute input sequence and log i/o sequence  $\sigma_{io}$
3. Post mortem verdict evaluation by model-checking trace inclusion  $\sigma_{io} \in TTr(M)$



**FAIL:**  $\sigma_{io} \notin TTr(M)$

**PASS:** INCONC  $\sigma_{io} \in TTr(M)$  and goal-state possible reached


**INCONC:**  $\sigma_{io} \in TTr(M)$  but goal state not reachable

Can be answered using Uppaal reachability analysis of  $\sigma_{io} || M$



# Offline Testing of Non-Deterministic TA

1. Compute “preset” timed input-sequence  $\sigma_i$
  2. Blindly Execute input sequence and log i/o sequence  $\sigma_{io}$
  3. Post mortem verdict evaluation by model-checking  
trace inclusion  $\sigma_{io} \in TTr(M)$



**FAIL:**  $\sigma_{\text{io}} \notin \Pi$

**PASS:** INCONC  $\sigma_{io} \in TTr(M)$  and goal-state possibly reached

**INCONC:**  $\sigma_{io} \in TTr(M)$  but goal state not reachable

Can be answered using Uppaal reachability analysis of  $\sigma_{io} \parallel M$



# Testing

On-Line




## Overview of Techniques


More Restricted	Model	Restrictions	Technique	When
	"Douta"	Completely controllable	Counter Examples (Guarantees coverage/cost)	Offline
	Observable TA	Timing uncertainty+ Multiple Outputs	Game (definitely and possibly winning)	Offline (+ online)
	Partially Observable TA	Observation Predicates	Game	Offline
	Timed Automata	Unrestricted non-determinism	Counter Examples (Preset-input sequences only)	Offline
More Liberal	Timed Automata	Unrestricted non-determinism	Stat-set tracking	Online

LUSIS

## Automated Model Based Conformance Testing




## Online Testing



## Non-Determinism


Initially  $T=0$

Transitions / Locations




Between 5 and 10 coin leads to  $L_2$  or  $L_3$

Timing Uncertainty



LightLevel must be adjusted between 5 and 10

Internal actions (+ timing)




Internal transition may be taken between 5 and 10



# Non-Determinism

Modeling Action uncertainty

Event output ordering of two concurrent tasks in the IUT may be unknown



CompressorOn then displayIndication, or displayIndication then compressorOn???




## Algorithm Idea: State-set tracking

- Dynamically compute all potential states that the model M can reach after the timed trace

$\sigma = \varepsilon_0, i_0, \varepsilon_1, o_1, \varepsilon_2, i_2, o_2, \dots$  [Tripakis] Failure Diagnosis

- $Z = M \text{ after } (\varepsilon_0, i_0, \varepsilon_1, o_1, \varepsilon_2, i_2, o_2)$
- If  $Z = \emptyset$  the IUT has made a computation not in model: **FAIL**
- $i$  is a relevant input in Env iff  $i \in \text{EnvOutput}(Z)$



## (Abstract) Online Algorithm

```
Algorithm TestGenExe ( $S, E, IUT, T$ ) returns {pass, fail)
 $Z := \{(s_0, e_0)\}$ .
while  $Z \neq \emptyset \wedge \#iterations \leq T$  do either randomly:
    1. // offer an input
        if EnvOutput( $Z$ )  $\neq \emptyset$ 
            randomly choose  $i \in \text{EnvOutput}(Z)$ 
            send  $i$  to IUT
             $Z := Z \text{ After } i$ 
    2. // wait d for an output
        randomly choose  $d \in \text{Delays}(Z)$ 
        wait (for  $d$  time units or output  $o$  at  $d' \leq d$ )
        if  $o$  occurred then
             $Z := Z \text{ After } d'$ 
             $Z := Z \text{ After } o$  // may become  $\emptyset$  ( $\Rightarrow$  fail)
        else
             $Z := Z \text{ After } d$  // no output within  $d$  delay
    3. restart:
         $Z := \{(s_0, e_0)\}$ , reset IUT //reset and restart
if  $Z = \emptyset$  then return fail else return pass
```




## (Abstract) Online Algorithm

```
Algorithm TestGenExe ( $S, E, IUT, T$ ) returns {pass, fail)
 $Z := \{(s_0, e_0)\}$ .
while  $Z \neq \emptyset \wedge \#iterations \leq T$  do either randomly:
    1. // offer an input
        if EnvOutput( $Z$ )  $\neq \emptyset$ 
            randomly choose  $i \in \text{EnvOutput}(Z)$ 
            send  $i$  to IUT
             $Z := Z \text{ After } i$ 
    2. // wait d for an output
        randomly choose  $d \in \text{Delays}(Z)$ 
        wait (for  $d$  time units or output  $o$  at  $d' \leq d$ )
        if  $o$  occurred then
             $Z := Z \text{ After } d'$ 
             $Z := Z \text{ After } o$  // may become  $\emptyset$  ( $\Rightarrow$  fail)
        else
             $Z := Z \text{ After } d$  // no output within  $d$  delay
    3. restart:
         $Z := \{(s_0, e_0)\}$ , reset IUT //reset and restart
if  $Z = \emptyset$  then return fail else return pass
```



## State-set computation

- Compute all potential states the model can occupy after the timed trace  $\varepsilon_0, i_0, \varepsilon_1, o_1, \varepsilon_2, i_2, o_2, \dots$
- Let  $Z$  be a set of states
  - $Z$  after  $a$ : possible states after  $a$  (and  $\tau^*$ )
  - $Z$  after  $\varepsilon$ : possible states after  $\tau^*$  and  $\varepsilon_i$ , totaling a delay of  $\varepsilon$



$$\{ \langle l_0, x=3 \rangle \} \text{ after } a = \{ \langle l_2, x=3 \rangle, \langle l_4, x=3 \rangle, \langle l_3, x=0 \rangle \} \quad \{ \langle l_0, x=0 \rangle \} \text{ after } 4 = \{ \langle l_0, x=4 \rangle, \langle l_1, 0 \leq x \leq 4 \rangle \}$$


$$\langle l_0, x=0 \rangle \xrightarrow{1} \langle l_0, x=1 \rangle \xrightarrow{\tau} \langle l_1, x=0 \rangle \xrightarrow{3} \langle l_1, x=3 \rangle$$




## Real-time Online

Specification  
TA-network

State-set explorer:  
**maintain and analyse a set of symbolic states (zones) in real time!**




# Tron: implementation




# Our Framework

*UppAal Timed Automata Network: Env || IUT*




## DEMO: Touch-sensitive Light-Controller



## On-line Testing

*Light Controller*



## Mutants

- Mutant: Non-conforming program version with a seeded error
  - M1 incorrectly implements switch

```
synchronized public void handleTouch() {  
    if(lightState==lightOff) {  
        setLevel(oldLevel);  
        lightState=lightOn;  
    }  
    else { //was missing  
        if(lightState==lightOn){  
            oldLevel=level;  
            setLevel(0);  
            lightState=lightOff;  
        }  
    }  
}
```

- M2 violates a deadline



## Industrial Application

Danfoss Electronic Cooling Controller



### Sensor Input

- air temperature sensor
- defrost temperature sensor
- (door open sensor)

### Keypad Input

- 2 buttons (~40 user settable parameters)

### Output Relays

- compressor relay
- defrost relay
- alarm relay
- (fan relay)

### Display Output

- alarm / error indication
- mode indication
- current calculated temperature

• Optional real-time clock or LON network module



# Industrial Cooling Pla




**Danfoss**

## Industrial Applications


Danfoss Electronic Cooling Controller



## 18 timed automata components 14 clocks, 14 integers



# Example Test Run



## Offline Testing of Uncontrollable Timed Systems




## Overview of Techniques

More Restricted	Model	Restrictions	Technique	When
	"Douta"	Completely controllable	Counter Examples (Guarantees coverage/cost)	Offline
	Observable TA	Timeing uncertainty+ Multiple Outputs	Game (definitely and possibly winning)	Offline (+ online)
	Partially Observable TA	Observation Predicates	Game	Offline
	Timed Automata	Unrestricted non-determinism	Counter Examples (Preset-input sequences only)	Offline
More Liberal	Timed Automata	Unrestricted non-determinism	Stat-set tracking	Online



## “Controllable” Timed I/O Automata

Inputs (?) are controllable  
Outputs (!) are uncontrollable




- Test case is a **preset sequence** of timed I/O actions
- Time and resource **optimal** tests can be generated




# TA with Uncertainty

Inputs (?) are controllable  
Outputs (!) are uncontrollable



# Timed Game Automata

[Maler, Pnueli, Sifakis'95].



The controller continuously observes all delays & moves

### Move:

controllable edge:  $c$   
delay:  $\lambda$

**Winning strategy:** a function that tells the controller how to move in any given state to win the game:

### Memoryless strategy:


$$F : \text{State} \rightarrow E_c \cup \lambda$$

**Reachability Games:** Reach Goal


**Safety Games:** Avoid loose



## Testing as Playing Games




## Game Strategy as Test Case




# Timed Games and Test Generation

## ■ Observable Timed Automata

- **Determinism:** two transitions with same input/output leads to the same state
- **Time Uncertainty of outputs:** timing of outputs uncontrollable by tester
- **Multiple Uncontrollable output:** IUT controls which enabled output will occur in what order
- **Input Enabled:** all inputs can always be accepted




## Observable Timed Automata




Off-line test-case generation =  
Compute winning strategy for reaching **Bright**  
Assign verdicts st. lost game means IUT not conforming




# Timed Games for Testing



# A trick light control




## Cooperative Strategies



Uppaal-Tiga extended to compute this partitioning  
motivated by testing applications



## Generate test case




- Choose & prune sub-tree of cooperative states
- Convert to suitable test notation
- with verdicts according to RT-IOCO.



# Executing Test Strategies


**winning strategy  $\neq$  test case (lacks test verdicts)**




- At each state  $s$ 
  - The tester monitors outputs and delays
  - If a disallowed output or delay occurs (RT-IOCO), declare "FAIL";
  - 1. If  $s$  is cooperative, then according to  $F_c(s)$  either
    - offer a random enabled inputs to IUT or
    - delay random
  - 2. If  $s$  is winning, then deterministically according to  $F_w(s)$ 
    - offer input to IUT or
    - delay
  - 3. If  $s$  is a goal-state, declare "PASS".
  - 4. If  $s$  is loosing, declare "INCONC"
- Until verdict, or max test duration elapses



# Online execution of Testing Games



Cooperative or Definitely (Winning) Strategy




## Overview of Techniques

More Restricted	Model	Restrictions	Technique	When
	"Douta"	Completely controllable	Counter Examples (Guarantees coverage/cost)	Offline
	Observable TA	Timeing uncertainty+ Multiple Outputs	Game (definitely and possibly winning)	Offline (+ online)
	Partially Observable TA	Observation Predicates	Game	Offline
	Timed Automata	Unrestricted non-determinism	Counter Examples (Preset-input sequences only)	Offline
More Liberal	Timed Automata	Unrestricted non-determinism	Stat-set tracking	Online




## However,

- Full Observability is not always feasible
- We may have:
  - Inaccurate measurements of SUT
    - limited number of IUT probings or instru
    - limited precision sensors, e.g., " $x \in [0, 2]$ " rather than " $x \in [0, 1]$ "
  - Components interactions inside SUT
    - coupling I/O actions between two SUT components leads to silent transitions (internal state changes)
  - Tester cannot report (infer) the exact SUT state
    - ↓
  - Cannot use state-based strategy



## Partially Observable Systems



**What if :**

- Locations **Off** and **Bright** can be sensed;
- **Dim1** and **Dim2** are indistinguishable
- Other locations (**L1**, **L2**): don't care;
- Clock **y** can only be checked if  $y \in [0, 1]$ .

Strategy: "If in **Dim1** then bla bla bla ..."


- We can tell it is in "Dim1 or Dim2" ; but not exactly which one

Need new style strategy!



## Specifying Observations

Smart Light Controller



Using a set of **observable predicates**:

(In some location?, clocks satisfy some constraints?)

e.g.,


```

{ ({Off}, true),
  ({Dim1,Dim2}, true),
  ({Bright}, true),
  ( L, 0=<y<1) }
  
```




# Test Generation for Partially Observable Systems


PO-TGA models




## Playing OBSI Strategy



# Testing Partially Observable Timed Systems




## Test Execution for Partially Observable Timed Systems




## Case Study


- The Leader Election Protocol [lamport05]
- To elect the node with the lowest id
- Time sensitive:  
 $\text{timeout} = \text{INIT\_TO} + \text{leaderDist} * \text{PropagationDelay}$



## System Architecture



# Model of a Node



# Results

(nodes, bufs)	TIOGA						PO-TIOGA					
	1 node as SUT			1 node + all bufs as SUT			1 node as SUT			1 node + all bufs as SUT		
	size	time(s)	mem (KB)	size	time	mem (KB)	size	time(s)	mem (KB)	size	time	mem (KB)
(3, 3)	1739	0.16	5140	2102	0.30	6640	67	1.11	33924	31	4.96	95060
(4, 4)	72300	25.15	183252	439269	703.08	3464788	56	18.33	172224	51	216.28	805864
(5, 5)	out of mem			out of mem			81	137.34	779124	out of mem		

- Promising (but may be costly)
- Surprisingly P.O test generation scales better
  - Different algorithms for game solving
  - Finer (fully observable) vs. Coarser (partially observable) state space partitioning



# Conclusions

*Model-driven development*

- Modelling, verification and testing are important activities
- Early design exploration & synthesis
- Testing can be formal too
- Testing verification and synthesis have much in common
- Research remains test generation for real-time, hybrid, probabilistic systems

- **Much research for prospective students**



# References

- Check online version  
<http://www.cs.aau.dk/~bnielsen/rabat2010.pdf>

