

# Encoding Latency Insensitive Design in Lucy-n: first experiments

Louis Mandel      Florence Plateau  
Parkas Team

École Normale Supérieure  
Université Paris-Sud 11  
INRIA

Synchron 2010 Workshop, Fréjus – 01/12/2010  
Figures of the talk




Figure 1 : Synchronous Circuit




Figure 2 : Design with Latencies






Figure 3 : Getting Schedules and Buffer Sizes from n-Synchronous Clock Typing



synchronous\_circuit.ls



circuit\_with\_latencies.ls