

**Semantics-Preserving Implementation
of Synchronous Specifications
over Dynamic TDMA Distributed HW
(an exercise in architecture abstraction)**

D. Potop-Butucaru*

INRIA, France


A. Azim*

S. Fischmeister*


University of Waterloo
Canada

*) Work supported by the French and Canadian taxpayers


Real-Time scheduling



Real-Time scheduling




Real-Time scheduling




What is the relation between the high-level model and the low-level reality?

(e.g. Communication costs are often abstracted as 0, whereas on real platforms they are not negligible.)


Architecture abstraction issues




Architecture abstraction issues



This paper




This paper




SynDEX: Functional specification

- Synchronous dataflow (à la Scade, Scicos, Simulink subsets)




SynDEx: HW & Timing model

- Topology
- Bus types
- WCETs, WCCTs



SynDEX: Static schedule



Network Code Framework:

- Precision time imperative programming language
- HW platform
- Dynamic TDMA communications

Network Code Framework:

- Precision time imperative programming language

- Simple instruction set (assembly-like)

- *wait (duration)*

- **future (*duration,label*)**
 when *duration* lapses,
 jump to *label*

- halt

- if, goto, call, send, receive

- No parallelism

- Formal timed semantics


- Single time reference

```

START: wait(1)
L1: if true then
    future (L2,2)
    send (bus_id,
        sizeof(LP), LP)
    halt ()
endif
wait (16)
goto (START)
L2: if true then
    future (L3,2)
...
  
```

Network Code Framework:


- HW platform
 - Distributed
 - Node structure
 - Node-wide time reference



- Automatic synthesis of MAC layer (HW/SW) and runtime

Network Code Framework:

- Objective: Dynamic TDMA bus communications
 - No bus contention
 - Data-dependent communications
- Not provided:
 - Computation programs
 - Communication programs
 - Clock synchronization (clock drift management)




SynDEX: Scheduling table

	P1	P2	P3	Bus		
0	read LP@true					
1	read FS@true			Send(P1,LP)@true		
2	F1@ LP=false			Send(P1,FS)@true		
3		G@ LP=false				
4						
5	F2@ LP=false		N@FS =true			
6					Send(P1,ID) @(FS=false ^ LP=false)	Send(P1,ID) @(FS=false ^ LP=true)
7						
8						
9						
10						
11			M@FS =false			
12						
13				Send(P1,V)@ LP=false		
14						
15			F3@ LP=false			
16						

Computation program synthesis

P1	
0	read LP@true
1	read FS@true
2	F1@ LP=false
3	
4	
5	F2@ LP=false
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	





Absolute dates → durations
Control passing synthesis

```

START: future (L2,1)
      call read_LP
      halt
L2:   future (L3,1)
      call read_LP
      halt
L3:   if not LP then
      future (L4,3)
      call F1
      halt
      end
      wait (15)
      goto START
L4:   future (L5,2)
      call F2
      halt
L5:   wait (4)
      goto START
  
```


Communication program synthesis



```

START: wait (1)
      L1: future (L2,2)
          send (LP)
          halt
      L2: future (L3,2)
          send (FS)
          halt
      L3: if (not LP)
          and(not FS) then
            future (L5,8)
            send (ID)
            halt
          end
      wait (1)
      L4: if LP and not FS
          then
            future(START,11)
            wait (5)
            receive (ID)
            halt
          end...
  
```

Clock drift management



Clock drift management


- Simple assumptions:
 - The cost of local control is negligible (if and goto take no time)
 - The real-time durations of two `wait(d)` statements differ by less than $\alpha*d$ for some α
 - The real-time duration of a communication can be precisely computed from the size l of the transmitted data, as $comm(l)$
 - The low-level communication hardware detects and signals the end of send and receive operations
 - The end event of a receive occurs (in real time) after the end event of the send, but no later than β time units later.

Clock drift management

- Simple drift management technique
 - **Prior to scheduling:** Increase each WCET and WCCT in the timing model by $\lceil 2 * \alpha * \gamma \rceil$, where γ is the longest duration of a bus communication.
 - **During code generation:** Insert synchronization communications so that the bus cannot be idle for more than γ time units. These messages do not change the schedule length.
 - **At runtime:** At each message reception event, update the local clock to the correct value, which can be computed exactly from the schedule table and the size of the transmitted data.
- Low complexity, but can be largely improved

Clock drift management

- Example



Conclusion

- We built a full suite for the model-driven correct-by-construction synthesis of real-time embedded applications, combining:
 - A existing real-time scheduling approach
 - A existing code generation approach
 - A formal architecture abstraction serving as glue
 - Low-overhead (tailored to the existing parts)
- Future:
 - Multi-period implementations of multi-rate specs
 - Refine the timing model of the Network Code with the costs of control

Conclusion (2)

- Architecture abstraction is a fundamental problem in RT scheduling
- It involves modeling, timing analysis, and code generation aspects
- It can and must be done formally
- It can result in significant overheads, if not well done (e.g. independent of the scheduling technique, etc.)
- However, by considering both scheduling model and implementation architecture, costs can be reduced

Related work

- Distributed&RT implementation of conditional dataflow specifications
 - Caspi *et al.* - Scheduling over TTA
 - Eles *et al.* - Conditional task graphs
 - Previous SynDEX work
 - Other (OCRep, etc.)
- Distributed communication protocols