

Logical Time : Specification vs. Implementation

Frédéric MALLET, Charles ANDRE, Robert de SIMONE
AOSTE

Université Nice Sophia Antipolis
I3S Laboratory – UMR 6070 CNRS
INRIA Sophia Antipolis Méditerranée

(Logical) Time requirements

□ What do we need ?

- Causality (asynchrony):

- Temporal sequentiality:
- Temporal simultaneity:

a **causes** b (a  b)

a **precedes** b (a  b)

a **coincides with** b (a \equiv b)

- Bounded causality :

- Bound = 1:

a **alternatesWith** b (a \sim b)

- Relative time patterns:

- Periodicity
- Sporadicity
- Deadline
- Jitter, skew, ...

$|a[i+1] - a[i]| = \textit{period}$

$|a[i+1] - a[i]| > \textit{interval}$

$|\text{end}[i] - \text{start}[i]| < \textit{deadline}$

5 ms

5 meters

5 processor cycles

The UML Profile for MARTE

□ UML2 Profile adopted by the OMG in 2009

- Modeling and Analysis of Read-Time and EEmbedded systems

□ Allocation Model

- Extends SysML allocation


□ Time model to capture

- Causal relationships
- Chronological relationships
- Timed constraints



Logical Time

E.g., The car must stop within **5 ms** and before **10 m**


Adorns UML models with a Timed Causality semantics




Adorns UML models for simulation and animation




Adorns UML models for specification




Adorns UML models for specification




Adorns UML models for code generation



[UML&FM'10]





What are the difficulties ?



Specification/observation


Implementation/Code generation



What are the difficulties ?

Specification/observation

- Esterel
 - Easy encoding
 - Fixed-point semantics
- VHDL
 - No built-in coincidence
 - Have to use simulation time
 - Causality cycles not detected



Implementation/Code generation

- Esterel
 - No non-deterministic choice (required if underspecified)
- VHDL
 - No built-in coincidence
 - Delta-cycle simulation semantics
 - May cause false violations
 - Glitch-insensitive implementation
 - Postponed processes
 - Modularity is NOT possible

Is 'a' a subclock of 'b' ?

□ Our goal

- Express **causal** and **temporal** properties: CCSL
 - Combine *asynchronous* and *synchronous* operators
- Combine/Encode CCSL in other formalisms
 - Compare the expressiveness
 - Reuse existing analysis tools (exhaustive verification)
- Problem addresses
 - Encoding of CCSL observers
 - Encoding of CCSL operators

□ Exhaustive Verification of CCSL

- **Observers:** verify that a model conforms to a CCSL specification
- **Code generation:** verify that a CCSL model has the expected properties
 - On-going works: PSL/Sugar, Promela
 - How to encode the coincidence in asynchronous languages ?
- **Restrict to a bounded subset of CCSL**
 - No unbounded precedence

大上海时代广场
SHANGHAI TIMES SQUARE

谢谢

Time model – Clock relations

□ *Clock relations* constrain the occurrences of *selected* events

□ Four categories of clock relations

▪ **Precedence-based** (asynchronous) - causality

Petri nets

- precedes, alternatesWith ...

▪ **Coincidence-based** (synchronous)

Esterel, Signal, Lustre

- isSubClock, discretizedBy, isPeriodicOn, filteredBy ...

▪ **Mixed** (asynchronous => synchronous)

*Polychronous,
Quasi-synchronous,
GALS*

- sampledOn, delayedFor, timer, inf, sup ...

▪ **Quantitative** (related to chronometric clocks)

- hasStability, hasOffset, hasJitter, hasDrift ...

□ Clock Constraint Specification Language = concrete syntax

- Annex of MARTE