

# A Component-Based Multicore Programming Environment

### Pierre Paulin Director, SoC Platform Automation STMicroelectronics (Canada) Inc.

Workshop on Fundamentals of Component-Based Design, ESWeek 2010, Scottsdale, AZ, 24 Oct. 2010







4

### **Lessons of History**

 50 years of sequential programming has taken us to the edge of the abyss

With parallel programming, we will all take a huge leap forward







**Platform Programming Models** 





### Outline



- Platform 2012 Multicore Fabric
- Platform 2012 Programming Environment
  - Component-based programming models
  - Component-aware debug and visualization tools
- Case Studies
  - Video High-Quality Rescaling
    - Mapped to S/W platform
    - Mapped to H/W-S/W platform
  - VC1 codec

### The P2012 Scalable Tile





### **P2012 Cluster Overview**











### Outline



Platform 2012 Multicore Fabric

### Platform 2012 Programming Environment

- Component-based programming models
- Component-aware debug, visualization and analysis tools
- Case Studies
  - Video High-Quality Rescaling
    - Mapped to S/W platform
    - Mapped to H/W-S/W platform
  - VC1 codec

### **Software Development Kit Stack**







## **Programming Tools Outline**

- MIND Component Infrastructure
- Component-based
  Programming models
- Programming tools flow
- Runtime
- Apex Application Modeling
- Trace, Visualization and Analysis
- Component-aware Debug







# Component-based Progr. Models

- Encapsulation & Interfaces
  - Good for distributed memory
- Binding through link components
  - Heterogeneity
- Control interface
  - Introspection
  - Observability
- Semantic neutral
  - Can be used to support multiple prog. models









#### œ **Component Application Capture Dataflow Dynamic** Data Level Comm. Identical filter **Parallelism** PPP working tasks Task **Pools Patterns** F2 **F5 F4** F1 Τ5 Т2 Т3

- Explicit description of the application architecture
  - ADL: Architecture Description Language
  - IDL: Interface Description Language
- Built on Fractal MIND Component infrastructure
  - Open source (LGPL) available on OW2 (mind.ow2.org)

### **MIND Toolchain**





### **Prog. Tools & Runtime Outline**

- MIND Component Infrastructure
- <u>Component-based</u>
  <u>Programming models</u>
- Programming tools flow
- Runtime
- Apex Application Modeling
- Trace, Visualization and Analysis
- Component-aware Debug





### **Programming Models Objectives**



### Efficiency:

Max parallelism with mininum overhead

### Productivity:

- Abstraction
- Ease of debugging
- High-level analysis

### Scalability:

- More resources  $\rightarrow$  more performance

### Platform independence:

Patterns designed from applications perspective

**PPM Development: Dual Approach** 



- Build basic set of Parallel Programming Patterns
  - For exploiting data-level (DLP) & task-level parallelism (TLP)
  - Communication, synchronization and memory management patterns
  - Constructions for thread-based programming
    - Thread creation/assignment, synchronization, msg. passing
  - Constructions for dataflow programming (streaming)
    - Execution engines (schedulers), filters template, queues
- Refine PPPs from application experience
  - Video Codecs (VC1, H.264)
  - Image Quality Improvnt. (HQR, TMNR, TNR, MC-DEI)
  - Image analysis (pedestrian recognition)





**STMicroelectronics** 

**Communication patterns (examples)** 

Exchanger:

buf = exchange(buf)

- Swapping buffers between two participants
- Queue Iterator:

buf=writeNext(buf); buf=readeNext()

- Iteration based communication between producer(s) and consumer(s)
  - Single queue
  - Split / Join / Broadcast





**Communication patterns (examples)** 



Synchronized buffer:



request/release{read,write}(buf)

- Synchronized read/write on shared buffer
  - Sliced Synchronized buffer: Specialization to access a large buffer in smaller slices

### • FIFO: push(); pop(); peek() $(T1 \rightarrow FIFO \rightarrow T2)$

### Packet based streaming between producer and consumer

- Buffer copy or buffer pointer passing
- Single queue
- Split / Join / Broadcast

### **Memory access patterns**



- Prefetcher: key=load(ptrL3, size), ptrL1=get(key), free(key)
  - Prefetching data from L3 to L1
    - Ioad() programs the prefetch and returns a key without waiting for the transfer
    - get() returns a pointer to L1, blocks until the transfer is completed
    - Also supports 2D arrays: key=load(ptr, width, height)
- Async. Prefetcher: load(ptr, size, handler(key)), free(key)
  - Enables efficient thread-pool execution engines
    - load() programs the prefetch and returns waiting for the transfer
    - handler(key) is invoked by the execution engine when the transfer is completed
    - Also supports 2D arrays: load(ptr, width, height, handler(key))





- Static mapping of kernels on a set of platform resources
- Minimal runtime overhead
  - No kernel multiplexing required
- Manual load balancing
  - Similar computational requirements for each kernels
- Example usage
  - Video High-Quality Rescaling (HQR)
  - Mapped to S/W

# Execution Patterns: Thread Pool



- Dynamic dispatch of kernels on a set of platform resources
- Some runtime overhead
  - Mux K kernels on R resources
- Dynamic load balancing
  - Different heuristics offered
    - Job stealing
    - Cache awareness
- Example usage
  - H.264 Motion Estimator
  - Mapped to S/W

### **Execution Patterns: Dataflow**





- Predicated Execution Data-Flow (PEDF)
- Host Communication Component
  - Models part of application that communicates with host
- Mode Controller
  - Configures control parameters, steps pipeline
- Filters
  - Perform actual data computation
- Example use: Video HQR
  - Mapped to H/W-S/W

### **Prog. Tools & Runtime Outline**

celli/t

- MIND Component Infrastructure
- Component-based
  Programming models
- Programming tools flow
- Runtime
- Apex Application Modeling
- Trace, Visualization and Analysis
- Component-aware Debug







### **P2012 Mapping Flow**



## **Application-to-Platform Mapping**



**STMicroelectronics** 

leti

œ

### **Software Runtime Architecture**



### Parallel Progr. Models



### Apex: Application Modeling & Simulation Environment





### Visualization and analysis flow





### **Prog. Model-aware visualization**



Displays broadcast, exchanger, split/join, sync. buffer, exec. patterns



### **NPL Visualization**





**Component-aware multi-core debug** 



- Component-aware debug
  - Print state variables (attributes, private data)
  - Break on component method, conditional breakpoint on a specific instance
  - Jump over compiler-generated interface stubs
  - Print instance hierarchy of the application
  - Print current location in the hierarchy
- Multicore features
  - Single cockpit controlling multiple debugger instances
  - Support for identical program images
  - Support for heterogeneous program images planned

### **P2012 Debug flow**





### Outline



- Platform 2012 Multicore Fabric
- Platform 2012 Programming Environment
  - Component-based programming models
  - Component-aware debug, visualization and analysis tools

### Case Studies

- Video High-Quality Rescaling
  - Mapped to S/W platform
  - Mapped to H/W-S/W platform
- VC1 video codec

### HQR (High-Quality Rescaling)





- HD 1080p, 120 fps
- SDF model variant
  - One "token" on in/out per link per filter firing
    - Or simple static multi-rate
  - Tokens typically a line of pixel data
  - Multiple modes (on frame-by-frame basis)
  - Some dynamic control flow, exceptions
    - E.g. dynamic bypass of a filter

### **Two Mapping Approaches**

- Map to S/W-based platform
  - Data-level parallelism
    - Structured threading model
    - Multi-processor & SIMD
  - All tasks for a given data element assigned to single PE
- Map to H/W-dominated platform
  - Task-level parallelism
    - Dataflow programming model
    - Software-based control
  - Tasks assigned to a single H/ W Processing Unit
    - DLP inside each H/W PU





## S/W Mapping: HQR example



- Data-level parallelism
  - Each image line split into stripes
  - Each PE runs all filters for a stripe
  - SIMD optimization of each filter
- Parallel Progr.
  Patterns
  - Data iterator split and join patterns
  - Synchronization between PEs using "exchanger" pattern (for border pixels)



# S/W Mapping: HQR example



- Data-level parallelism
  - Each image line split into stripes
  - Each PE runs all filters for a stripe
  - SIMD optimization of each filter
- Parallel Progr.
  Patterns
  - Data iterator split and join patterns
  - Synchronization between PEs using "exchanger" pattern (for border pixels)



### **HQR PPP Profiling Results**





**Prog. Tools: HQR Mapping Results** 



- Vectorization results (16 way VECx EFU):
  - Results for standalone CA-ISS
  - Average vector unit utilization 79%

### Parallel processing results (1 vs. 4 PEs)



### **HQR Optimization Process**







### H/W Mapping: HQR Example



- Task-level parallelism
  - Assignment of each filter to a H/W PU
  - Grouping of highly communicating PUs to a single PE
- In contrast with S/W mapping, where
  - Data-level parallelism exploited (Multi-PE and SIMD)
  - Each PE performs all tasks

### **PEDF Dataflow Programming Model**



Predicated Execution Data Flow



- Host Communication Component
  - Gets host request params.
    - Frame data
    - Required processing type
    - **Processing parameters**
- Mode Controller
  - Configures control parameters, steps pipeline

**Filters** 

- Actual data computation
- Auto-generated Iteration Controller

# Overview of PEDF Mapping Flow



- Single PEDF description
- Mapped to Host with Apex tool
- Mapped to TLM platform
  - Control code on STxP70
  - Microcode on data streaming ports of H/ W PEs

### **HW-SW Interaction in P2012**







- Application capture using DF variant prog. model
- Host execution (APEX) for functional validation
- Automatic control code generation for TLM/COSIM for perfomance analysis

### TNR Performance Comparison FlexMap v.s. hand-coded (STxP70 Instrns/Frame)





More abstract capture allows for more optimization

### **Multiple Programming Models**

- Top-level: Dynamic Dataflow pipeline
- Interchangeable Thread/DLP and PEDF implementations of HQR
- Components act as semantic-neutral structuring mechanism



### VC1 overview: task-level parallelism





# **Component-based Prog. Models**



- Demonstrated value of components
  - Supports multiple programming models
    - DLP/threadsPEDFS/W mappingHW/SW mapping
  - Multiple & evolving execution targets
    - H/W-S/W partitioning
  - Multiple simulation environments
  - Platform independence
    - Abstraction of communication
- No overhead in practical use
  - S/W mapping: <1% overhead</p>
  - H/W-S/W mapping: 50% execution time reduction



# Multi-Processor SoC for Smart People







Programming Models:Higher productivityMore platform independence