PROGRESS - Predictable Component-based Development of Embedded Systems

Paul Pettersson



A national Swedish Strategic Research Centre







Mälardalen University

- Campuses in Eskilstuna & Västerås
- 110 km west of Stockholm
- Top ranking in quality work evaluation by Swedish National Agency for Higher Education
- Six prioritized research areas
 - > Embedded systems
 - Innovation and Product Development
 - Environment, Energy and Resource Optimization
 - Sustainable Development, Working Life, and Management
 - Welfare and Health
 - Didactics and Intercultural Communication

- In numbers:
 - Staff 1000
 - Professors 60
 - Students 13000
 - 60 programs and 750 courses
 - Turnover 75MEuro





MRTC & Progress

- Mälardalen Real-Time Research Centre:
 - Hosted by Mälardalen univ.
 - Real-Time Embedded Systems
 - Industrial Software Engineering
- Research groups:

• Progress:

- National Strategic Centre for Embedded Software Development hosted by MRTC
- Lead by Hans Hansson
- 2006-2011



PRØRESS

Progress

Focus on component-based development of real-time embedded systems

Hypothesis:

building embedded software (and systems) from reusable components

- complexity,
- integration, and
- quality assurance

can be handled in a more cost efficient and scalable way



Overview

- MRTC, and Progress
- Procom Progress component model
 - ProSave, ProSys,
 - attribute framework
- PrIDE Progress IDE
 - editing
 - simulation
 - verification

- UPPAAL PORT
 - analysis model for realtime components
 - verification by partialorder reduction

REMES

- modelling of embedded resources
- analysis: feasibility, optimality, trade-off
- Conclusion



Research groups

PROCOM

A component model for real-time embedded systems



ProCom – Key aspects

• <u>Design-time</u> components.



- Rich component concept.
 - Including models of timing and resources, analysis results, documentation, source code, etc.
 - Support for reuse components.
 - Components of different maturity should be allowed to coexist.



ProCom – Key aspects

 Components abstracted from physical deployment.



• Different concerns depending on granularity.

– Distribution, communication, analysis, etc.



ProCom – a multi-layered component model

- ProSys model (upper layers)
 - Systems and subsystem components
 - Active, typically distributed
 - Asynchronous message passing
- ProSave model (lower layers)
 - Function block, primitive
 - Passive, non-distributed

PR GRESS

- Explicit transfer of data and control
- Connection between the layers
 - A subsystem can internally be modelled by ProSave.



ProSys – the upper layers

- Components (subsystems):
 - Active, possibly distributed.
 - Interact through message ports.



- Asynchronous messages.
- Explicit message channels.



ProSave – the lower levels

- Passive components
 - Similar to task or function block
- Interact through input- and output ports.
 - Data ports
 - Trigger ports
- read-execute-write semantics:
 - 1. Initially passive, receiving input data.
 - 2. When triggered, <u>read</u> input data and turn active
 - 3. Executing internal component behavour
 - 4. Write output; goto 1.





ProSave – the lower level

- More complex components can have:
 - Multiple output groups:
 - Output can be produced at different points in time.
 - Each group written once per activation.
 - Multiple input groups (services):
 - Services can share state.
 - Individual control flows





ProSave – the lower level

Separated data- and control flow



- Hierarchical nesting
 - Primitive components
 - Composite components



ProSave – the lower level

- Connectors for more elaborate control:
 - Control fork
 - Control join
 - Control selection
 - Control or

- Data fork
- Data or





Modelling a ProSys subsystem in ProSave



- Message ports ↔ trigger and data
- Clocks and events



Truck Example











Progress IDE - PrIDE



ATTRIBUTE FRAMEWORK

Integration of Extra-Functional Properties in PROCOM



Attribute Framework

- Integration of extra-functional properties in the component model
- Reuse and composability of EFP
 often poor support for this in CBD
- Attribute Framework:
 - Manage EFP in a systematic way
 - Store various analysis results (for reuse)
 - Generic for may different type of EFPs





Origin differs...





Relation to different component model entities differs...





Development phase differs...









PROGRESS IDE 🝁 ProCom - ProCom Project/components/ComputationUnit_4/models/My.prosave - Progress IDE File Edit Project ProSave Editor Window Help i 📬 👻 🔚 👜 ProCom 🗢 🗖 🗋 🚫 My.prosave 🛛 - -Project Explorer 🖾 ProCom Project 🏠 Resource Set a > components Jatform:/resource/ProCom%20Project/components/ComputationUnit 4/models/My.prosave ComputationUnit_4 [aiya] Component Component ➢ documents ▲ ♦ Service ▲ B→ models Editor ▲ ♦ Input Port Group Mv.prosave Input Trigger Port 🗁 src Input Data Port component.metadata Output Trigger Port Output Data Port Selection Parent List Tree Table Tree with Columns - -🖉 Tasks 🔲 Properties 🛛 \bigtriangledown Add Value Remove Value Add new attribute View da Attribute Attribute type Data Source FMF Editor Resources Attributes Resource model 2009-01-03 C:\Users\Peta\Documents\other\eras... Estimation 2009-01-10 C:\Users\Peta\Documents\other\eras... Estimation Timing WCET 2009-02-05 200 Estimation 2009-02-10 183 Measurement • Ш Þ. .€ Ш Selected Object: Component



Attribute Documentation

\$

Worst-case Execution Time

General information

Id	se.mdh.progesside.attribute.portsWorstExecTime			
Name	Worst-case Execution Time			
Category	Category B			
Applicability	ProComMetamodel.ProSave.InputTriggerPort			
Brief description	Worst-case execution time between an input and an output trigger ports within the same service			
Contributing bundle	se.mdh.progresside.attributes			

수 수 🟠 🚯 📲 🗁

Detailed description

Definition

The worst-case execution time (WCET) between two port groups of a service (see Section 4.3.2 and Figure 9) r, more precisely, between an input trigger port of an input port group and an output trigger port of one of the output port groups within the same service is measured as an integer number of milliseconds, always greater han zero. More specifically, it is an attribute of a input trigger port and the output trigger port to which the WCET is measured is referred by the attribute value.

Remarks

This serves for demonstration purposes only.



UPPAAL PORT

Modelling and verification of Real-time components



Modelling and Verification

- Establish correctness at design time of models
- Functional and timing properties of components
 - Model of functional and real-time behaviour
 - Verification of safety liveness properties
- Difficulties/complexity:
 - hierarchical model, communication structure, functional behaviour, timing

- Common approach:
 - Perform analysis of component model on equivalent "flat" model
 - Performance problems
- Our approach:
 - Perform analysis directly on hierarchical component model
 - Apply reduction techniques to exploit component model structure
 - Partial-order reduction







PORT for Timed Systems

- Attempted before:
 - Bengtsson et. al. ('98), Minea ('99)
 - Local time semantics
 - Allows time to progress independently in parallel automata
 - Niebert et al (event zones, '04-), Maler et al (interleavings '06)
- Our approach
 - Based on local time semantics
 - Structured model \rightarrow more information
 - Components execute independently
 - read \rightarrow execute \rightarrow write semantics



Partial Order Reduction

- interleaving semantics:
 - A and B parallel actions: explore AB and BA
- reduce interleaving
 - A and B are independent
 - commutativity, enabledness, ...
- explore representative traces
 - maintains correctness
 - BA representative of AB
- timing adds problems

Δ Β	
x:=0 y:=0	
B A	
y:=0 x:=0	``` ` ` `
$\{ x \geq y \} \{ x \leq y \}$	·
▼	



Independence in Components

- active component (in a transition):
 - delay $A = \{A\}$
 - internal $A = \{ A \}$
 - write $A = \{A\} \cup \{K \mid connection from A to K\}$
- **independent:** transitions α and β if
 - no component active in both: active(α) \cap active(β) = \emptyset



internal A – write A

- internal C write A
- internal D write A
 - write A write B
- internal B write B
- internal C write B

• example:





Local Time Semantics

- local clocks c^{A} , c^{B} , c^{C}
- local transitions: delay K, internal K,
 - delay K advances clock $c^{\rm K}$
- write transition of A

PR GRESS

– synchronize reference clocks $c^{\rm A}\,{\rm and}\;c^{\rm K}$ if A is connected to K





Further Relaxed Synchronization



Implementation

- UPPAAL PORT: Extension of model-checking tool UPPAAL with
 - partial order reduction
 - native support for component model ProSave
- IDE support for
 - editing and simulation of ProSave
 - PORT model-checking of local reachability



- model-checking of safety and liveness



Benchmark

• Each component:

 $\int_{a}^{b} initial \\ fread \\ delay \in [0,4] \\ write$



Method	3x2	3x3	3x4	4x3	4x4		
global	264/0.15s	499/0.19s	838/0.25s	2553/0.45s	4778/0.88s		
local	52/0.14s	78/0.17s	104/0.22s	145/0.25s	195/0.43s		
	4x5	5x4	5x5	6x5	6x6		
global	8146/1.7s	26108/5.2s	48096/11.7s	481318/2m29s	1087216/7m30s		
local	245/0.76s	326/0.94s	411/2.0s	637/4.8s	770/9.8s		
	6x7	7x4	7x5	7x6	7x7		
global	2350413/19m40s	5166020/26m50s	\perp	\perp	\perp		
local	903/17.7s	736/4.6s	932/10.7s	1128/21.5s	1324/39.0s		
Table 1. Benchmark results. We use \perp to denote that the experiment did not terminate							
in 30 minutes. Based on example of [Salah, Bozga and Maler'06] global = no partial order reduction							



global = no partial order reduction local =relaxed partial order semantics

REMES

Modelling and verification of Embedded Resources



Embedded Resources

- Embedded systems typically designed w.r.t. resource constraints
 - computational power (CPU), memory, energy, bus bandwidth, ports, etc.
- Challenge
 - provide early design stage modelling and prediction methods
 - model resource usage and provide analysis techniques
 - resource-wise feasibility,
 optimal resource usage, and trade-off analysis





Resource Analysis Problems

- Feasibility
 - Accumulated resource usage within provided resource bounds
- Optimal and worst-case consumption

 Min/max accumulated resource usage
- Trade-off analysis:
 - Decide the best trade-off between multiple resources, possibly dependent, e.g., memory and cpu



REMES

 REsource Model for Embedded Systems



- modes
 - atomic or composite
 - models behaviour and timing of component
 - control points
 - init, entry, exit
 - variables
 - integer, clocks (arrays)
 - global, local

actions

constraints (invariants) conditional connectors



Embedded Resources

- r accumulated resource consumption
- r' rate of consumption over time
 - discrete or continuous
 - referable or non-referable
- Examples:
 - r'=0 and referable : discrete, e.g. memory
 - r'=0 and non-referable : discrete, e.g., CPU
 - r'=n, n∈ Z, and non-referable : energy or bandwidth



Analysing REMES based ES

- REMES modes have access to resources R₁,...,R_n
- Goal to analyse scenarios of resource usage
- Analysis model:

$$r_{tot} = (w_1 * r_1) + ... + (w_n * r_n)$$

- r_{tot} : accumulated resource consumption for R_1, \ldots, R_n
- r_1, \dots, r_n : accumulated consumption of R_1, \dots, R_n
- w_1, \dots, w_n : weights, relative importance of R_1, \dots, R_n



REMES to PTA

- Translation to Priced Timed Automata [Alur et al'01, Behrman et al'01]
 - Timed automata extended with linear cost variable
 - Minimum reachable, etc decidable
- Mapping of REMES modes, edges, variable, etc to PTA locations, edges, etc.
- Multiple resources r₁, ..., r_n:

$$cost = (w_1^* c_1) + ... + (w_n^* c_n)$$

- c1, ..., cn : cost of resource r_1 , ..., r_n
- for each location: $cost' = (w_1 * c'_1) + ... + (w_n * c'_n)$ where $w_1, ..., w_n$ constants and $c'_1, ..., c'_n$ static







Resource Analysis

- Feasibility analysis:
 - are the accumulated values of consumed resources within the provided resource amounts?
 - one cost variable encoding all accumulated resources

• Strong feasibility:
$$AF_{\cos t \le n}v$$

 $AG(q \Rightarrow AF_{\cos t \le n}v)$

- Weak feasibility: $EF_{\cos t \le n}v$
- Live feasibility: $AG(q \Rightarrow EF_{\cos t \le n}v)$



Resource Analysis (2)

- Optimal and Worst-Case Resource Consumption
 - minimum/maximum cost for reaching given location or predicate
 - minimizing/ maximizing the one-cost function

$$cost = (w_1^* c_1) + \dots + (w_n^* c_n)$$

 decidable also if cost is not a monotonically increasing function [Bouyer et al. "On the optimal reachability problem of weighted timed automata" 2007]



Resource Analysis (3)

- Trade-off analysis:
 - more than one property to satisfy
 - Pareto analysis
 - adjust weights and use weighted sum
 weights can be set by AHP analysis
 - minimize a primary cost, while imposing an upper bound on secondary cost (two costs)
 - Optimal conditional reachability of MPTA [Larsen & Rasmussenm 2005]. E.g. energy minimized, cpu bounded, location v:

$$EF_{(w_{energy} \times c_{energy}) \le n}(v \wedge (w_{cpu} \times c_{cpu}) \le m)$$







- REMES and PTA editor/visualizer
- Transformation to TA or PTA
- Simulation (using UPPAAL)
- Verification by model-checking in UPPAAL, UPPAAL Port (partial-order) and UPPAAL Cora (PTA)



Conclusion

This talk:

- Procom:
 - Progress component model
 - ProSys and ProSave
 - attriute framework
- PORT + REMES:
 - partial order reduction
 - modelling and analysis of embedded resources
 - feasibility, optimality and trade-off analysis
- PrIDE: Progress IDE
 - modelling, simulation, model-checking (functional, timing, resources)

Not in this talk:

- Modelling:
 - UML state machines + MARTE
 - connection to EAST-ADL2
 - modelling patterns
 - error modelling
- Predictability analysis
 - static analysis
 - WCET
 - dependability
- Platform
 - scheduling
- Case studies, ...



Thanks!

Acknoledgments: Tomáš Bureš, Jan Carlson, Ivica Crnkovic, John Håkansson, Marin Orlić, Cristina Seceleanu, Séverine Sentilles, Petr Stepan, Jagadish Suryadevara, Aneta Vulgarakis

