



# Managing MPSoCs beyond their Thermal Design Power\*

Luca Benini

*Università di Bologna & STMicroelectronics*

*Luca.benini@unibo.it*

**\*Work supported by INTEL, FP7 THERMINATOR, FP7 Artist-Design**


ALMA MATER STUDIORUM - UNIVERSITÀ DI BOLOGNA

IL PRESENTE MATERIALE È RISERVATO AL PERSONALE DELL'UNIVERSITÀ DI BOLOGNA E NON PUÒ ESSERE UTILIZZATO AI TERMINI DI LEGGE DA ALTRE PERSONE O PER FINI NON ISTITUZIONALI


# Thermal Power Wall

## Transistor count increases exponentially, but...

Can no longer power the entire chip  
(voltages, cooling do not scale)



Traditional HW power-aware techniques are insufficient  
(e.g., voltage-freq. scaling)



**Dark Silicon !!!**

[Hardavellas11]



# Mobile SoCs are cool...right?

## Wrong!

So.. got myself a HTC (T-Mobile) HD2 [...].

As i found out the problem is pretty common: damn thing restart itself - **thermally related - the old CPU overheat problem**. By searching the net I found out that it's pretty common with some HTC models. HD2 has it, Desire has it, Nexus One has it, hell even some xperia models have it.. about half of the devices powered by anything from the Snapdragon series could have it.

June 2011 - <http://forum.xda-developers.com/showthread.php?t=982454>


## Why?

ARM has unveiled its next generation "Eagle" (Cortex A15) processor, pitching it at **everything from smartphones to energy-efficient servers**. The A15 will be initially produced at 32nm or 28nm, although ARM claims the roadmap stretches down to 20nm. It will **deliver clock speeds of up to 2.5GHz**.


Aug. 2011 - <http://www.pcpro.co.uk/news/360994/arm-preys-on-smartphones-and-servers-with-eagle>

# A 2011 Mobile SoC

## NVIDIA Tegra II SoC




- Tegra II
  - TSMC 40nm (LP/G)
  - A9 - 1GHz (G)
  - GPU, etc. - 330MHz (LP)
  - GeForce ULV (8 shaders)
  - 2 separate Vdd rails
  - 1MB L2\$
  - 32b LPDDR2 (600MHz DR)
- Tegra II 3D
  - A9 – 1.2GHz
  - GPU – 400Mhz






# 3D-SoCs are even worse


5-tier 3D stack: 10 heat sources and sensors




Inject between 4W – 1.5W




2<sup>nd</sup> Tier



3<sup>rd</sup> Tier



4<sup>th</sup> Tier




5<sup>th</sup> Tier

Large and non-uniform  
heat propagation!  
(up to 130° C on top tier)


# Rushing to Many-Core

Hardware Trends → 1000+ core system


Software Trends → Concurrency (1000x +)



Massively Parallel  
Large Scale SoCs  
(1,000s of cores)



Intel 80 Core chip




SCC Tera Scale  
Project (48 Cores)



Multi  
Processors  
cores on




UniProcessors  
(single core)



**Research Challenge:**  
**Power management for a 1,000 core**  
**heterogeneous SoC → Extreme MIMO!**

# Management Loop: Holistic view





# Outline


---

- Introduction
- Scalable Control
- Scalable model learning
- Experimental Environment
- Challenges ahead




# DRM - General Architecture

- System (Chip Scale)
- Controller
  - Minimize energy
  - PMU
  - Bound the CPU temperature
- Actuator - Knobs
  - ACPI states
  - I-State  $\rightarrow$  DVFS
  - C-State  $\rightarrow$  PGATING
  - Task allocation
- Layered approach
  - Stack of controllers
  - Energy controller
  - Thermal controller
- Controller
  - Reactive
    - Threshold/Heuristic
    - Controller theory
  - Proactive
    - Predictors





# DRM - General Architecture

- System (Chip Scale)
- Sensors
  - Performance counter
  - PMU
  - Core temperature
- Actuator - Knobs
  - ACPI states
    - P-State  $\rightarrow$  DVFS
    - C-State  $\rightarrow$   $P_{GATING}$
  - Task allocation
- Controller
  - Reactive
    - Threshold/Heuristic
    - Controller theory
  - Proactive
    - Predictors



# Energy Controller





*High Frequency*





**CPU BOUND TASK**

- Performance Loss
- Power reduction
- Energy Efficiency Loss!

*Low Frequency*



- Same Performance
- Power reduction
- Energy Efficiency Gain!



**dram**


**dram**

*High Frequency*

**MEMORY BOUND TASK**

*Low Frequency*

# Thermal & Power Modeling







# Thermal transient

Thermal locality (Direct Fourier law in


- Continuous model:
  - Thermal neighborhood = Physical
- Discrete model:
  - Thermal neighborhood depends on sample time
- Hotspot simulation of 'Intel SCC like' 48core
  - Each core : Area = 11.82mm<sup>2</sup>, P<sub>max</sub> = 2.6W
  - We powered on only Core(5,3)
  - T neighborhood > +0.1°C
- Thermal transient – Model Order
  - Different materials reflects in different time constants [1]
    - Silicon die, heat spreader, heat sink
    - Second order model

O.S time scale  
Neighborhood



[1] W. Huang Differentiating the roles of IR measurement and simulation for power and temperature-aware design 2009.

# Thermal Controller




COMPLEXITY

Classical feed-back controller

Threshold based controller


- $T > T_{max} \rightarrow$  low freq
- $T < T_{min} \rightarrow$  high freq
- cannot prevent overshoot
- thermal cycle

- PID controllers
- Better than threshold based approach
- Cannot prevent overshoot



Model Predictive Controller

- Internal prediction: avoid overshoot
- Optimization: maximizes performance





- Centralized
  - aware of neighbor cores thermal influence
  - All at once – MIMO controller
- Complexity !!!

# MPC Scalability


## MPC *Complexity*

- **Implicit** - *a.k.a. on-line*
  - computational burden
- **Explicit** – *a.k.a. off-line*
  - high memory occupation



# Addressing Scalability


**On a short time window,  
power has a local thermal  
effect!**



**One controller for each core**

**Controller uses:**

- local power & thermal model
- neighbor's temperatures




**Fully distributed  
Complexity scales  
linearly with #cores**




# Distributed Control

## Distributed and hierarchical controllers:


- Energy Controller (EC)
  - Output Frequency  $f_{EC}$ 
    - Minimize power – CPI based
    - Performance degradation < 5%
- Temperature Controller (TC)
  - Distributed MPC
  - Inputs:
    - $f_{EC}, T_{CORE}, T_{NEIGHBOURS}$
  - Output
    - Core frequency ( $f_{TC}$ )




# High Level Architecture



# Distributed Thermal Controller



# Explicit Distributed Controller





Our aim is to minimize the difference between the input  $P_{1,TC}$  (also called manipulated variable MV) and the reference ( $P_{1,EC}$ ). Our controller can only take in account a constant reference. To overcome this limitation we reformulate the tracking problem as a regulation problem consisting in taking the  $\Delta P_1$  (the new MV) to 0. The regulated power  $P_{1,TC}$  is:

$$P_{1,TC} = P_{1,EC} + \Delta P_{1,EC}$$




# Explicit Distributed Controller



At each time instant the system belongs to a region according with its current state. On each region the explicit controller executes the following linear control law:

$$u(x) = F_i \cdot x(t) + G_i$$

# Explicit Distributed Controller



The prediction evaluated by our explicit controller cannot take into account the measured disturbances ( $u_{MD}=[T_{env}, P_1, T_{neigh}]$ ). Thus we exploit the superposition principle of linear systems:

$$x(k+1) = f(x(k), u_{MV}(k), u_{MD}(k)) \rightarrow x(k+1) = f(x(k), u_{MV}(k), 0) + f(x(k), 0, u_{MD}(k))$$

To remap the effect of these elements we exploit the model to modify the state ( $x(k) \rightarrow x_{SHIFTED}(k)$ ) projecting one step forward the MDs effects.



$$x(k+1) = A_1 \cdot x(k) + B'_1 \cdot \Delta P_1 + B''_1 \cdot [P_{1,EC} \ T_{ENV} \ T_{neigh}] \rightarrow x(k+1) = A_1 \cdot x_{SHIFTED}(k) + B'_1 \cdot \Delta P_{1,EC}$$

$$A_1 \cdot x_{SHIFTED}(k) = A_1 \cdot x(k) + B''_1 \cdot [P_{1,EC} \ T_{ENV} \ T_{neigh}] \rightarrow x_{SHIFTED}(k) = x(k) + A_1^{-1} \cdot B''_1 \cdot [P_{1,EC} \ T_{ENV} \ T_{neigh}]$$

# MPC trade-off

## Trace Driven Simulation (Matlab) – gold model

- Parsec trace obtained on real HW
- Power Model: Nonlinear vs. linear
- Thermal Model: one vs. two
- Centralized vs. Distributed






# Outline

---

- Introduction
- Scalable Control
- Scalable model learning
- Experimental Environment
- Challenges Ahead

# Model Identification

MPC needs a **Thermal Model**




MPC

- Accurate, with low complexity
- Must be known “at priori”
- Depends on user configuration
- Changes with system ageing


## “In field” Self-Calibration

- Force test workloads
- Measure cores temperatures
- System identification





# LS System Identification



$$\theta_{opt} \rightarrow \min_{\theta} I(\theta)$$

Parametric optimization

$$\theta = \{A, B\}$$

Parameters

$$I(\theta) = \frac{1}{N_s} \sum_{i=1}^{N_s} e_i^2$$


Cost function

$$e = T_{model} - T_{real}$$

Error Function

# Workload & Temperature

## Temperature trace




## Pseudorandom workload pattern


# Black-box Identification

Identification based on pure LS fitting

## MEASURED vs. SIMULATED TEMPERATURE



# Validation




0.8557	0.8652	0.9081	0.9176	0.9896	0.9919	0.9992	1.0001
--------	--------	--------	--------	--------	--------	--------	--------

**Problem: unstable Model**




# Gray Box identification

LS model must be constrained by physical properties to avoid over-fitting





# Physical Constraints



0.8393

0.9699

0.9956

0.9998

0.9418


0.9053

0.9029

0.9186

# Model learning Scalability


## MPC Weaknesses – 2<sup>nd</sup> *Internal Thermal Model*



- Accurate, with low complexity
- Must be known “at priori”
- Depends on user configuration
- Changes with system ageing

### “In field” Self-Calibration


- Force test<sup>1</sup> workloads
- Measure cores temperatures<sup>2</sup>
- System identification



# Model learning Scalability

## Complexity issue

- State-of-the-art is centralized MIMO
- Least square based – is based on matrix inversion (**cubic with #cores**)




1230

**Distributed approach:  
each core identifies its  
local thermal model  
Complexity scales  
linearly with #cores**


- Accurate, with low complexity
- Must be known "at p"
- Depends on user configuration
- Changes with system being

**"Self-Calibration"**



Training task

Workload



# Distributed Model learning

Distributed  
MISO identification

- ARX model

State Space  
Model

$$\begin{bmatrix} T_i(k+1) \\ x_i(k+1) \end{bmatrix} = A \cdot \begin{bmatrix} T_i(k) \\ x_i(k) \end{bmatrix} + B \cdot \begin{bmatrix} P_i(k) \\ T_{neig,i}(k) \end{bmatrix}$$

$$T_i(k) = \alpha_2 \cdot T_i(k-1) + \alpha_1 \cdot T_i(k-2) +$$

AutoRegressive term


$$+ \beta_{1,1} \cdot P_i(k-2) + \beta_{1,2} \cdot P_i(k-1) +$$

Power input

$$\text{Neighbours} + \beta_{2,1} \cdot T_{neig1,i}(k-2) + \beta_{2,2} \cdot T_{neigE,i}(k-1) + \dots$$

$$+ e(t)$$

Errors  
(disturbances, measurement errors)



# Distributed model-learning

## Distributed identification



- ARX model
- Computation Algorithm
- Results

- Objective: find  $a_i$  and  $b_{i,j}$
- System data collection:
  - input: PRBS signals to all cores (persistently exciting inpt sequence)
  - output: Temperatures of all cores ( $T_i^0$  con  $i = \# \text{ core}$ )
- Parameters computation:
  - $T^p(a_i, b_{i,j}) = T(k+1|k)$  computed with previous equation
  - $T^0$  output temperature (measured)
  - Least square algorithm:

$$\min \frac{1}{L} \sum_{k=3}^{L+2} (T^0 - T^p)^2 = \min \frac{\|T^0 - T^p\|_2^2}{L}$$

1) Mean Absolute Error between original and identified models

2) Temperature response of core 1







# Outline

---

- Introduction
- Scalable Control
- Scalable model learning
- Experimental Environment
- Challenges ahead


# Simulation Strategy

## Trace driven Simulator [1]:

- Not suitable for full system simulation (How to simulate O.S.?)
- loses information on cross-dependencies  
→ resulting in degraded simulation accuracy

## Closed loop simulator:



- Cycle accurate simulators [2] :
  - High modeling accuracy
  - Support well-established power and temperature co-simulation based on analytical models and system micro-architectural knowledge
  - Low simulation speed
  - Not suitable for full-system simulation
- Functional and instruction set simulators:
  - Allow full system simulation
  - Lower internal precision
  - Less detailed data → no micro-architectural model
  - Introduces the challenge of having accurate power and temperature physical models



[1] P Chaparro et al. Understanding the thermal implications of multi-core architectures. 2007

[2] Benini L. et al. MPAARM: Exploring the multi-processor SoC design space with SystemC 2005

# Virtual Platform



## Simics by Virtutech:

- full system functional simulator
- models the entire system: peripherals, BIOS, network interfaces, cores, memories
- allows booting full OS, such as Linux SMP
- supports different target CPU (arm, sparc, x86)
- x86 model:
  - in-order
  - all instruction are retired in 1 cycle
  - does not account for memory latency

## Memory timing model



- RUBY – GEMS (University of Wisconsin)[1]
  - Public cycle-accurate memory timing model
  - Different target memory architectures
  - fully integrated with Virtutech Simics
  - written in C++
  - we use it as skeleton to apply our additions (as C++ object)

[1] Martin Milo M. K. et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset 2005

# Virtual Platform

## Performance Counter (DVFS) module:



- Needed by Simics support for frequency change at run-time
- We add new Performance Counter module to support it
  - exports to C.A.S. interface different quantities:
- We add the new DVFS module to support it
  - ensures that L2 cache and DRAM to have a constant clock frequency
  - L1 latency scale with Simics processor clock frequency



# Virtual Platform

## Power model module:

- At run-time estimate the power consumption of the target architecture
- Core model  $P_T = [P_D(f, CPI) + P_S(T, VDD)] * (1 - idleness) + idleness * (P_{IDLE})$
- $P_D$  experimentally calibrated analytical power model
- Cache and memory power – access cost estimated with CACTI [1]




[1] Thoziyoor Shyamkumar et al. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. 2008




# Power Model

## Power model interface



- *Intel server system*
  - 16 cores - 4 qu
  - 16GB FBDIMM
  - Intel® Core™
- *At the wall Power co*
  - test:
    - set of synt
    - forcing all t
    - for each be
    - correlate it y





- ALMA MATER STUDIORUM - UNIVERSITÀ DI BOLOGNA

# Virtual Platform



## Temperature model module:

- we integrate our virtual platform with a thermal simulator [1]
- Input: power dissipated by the main functional units composing the target platform
- Output: Provides the temperature distribution along the simulated multicore die area as output




# Thermal Model

- Methods to solve temperature




# Modeling Real Platform– Thermal

- Thermal Model Calibration :
  - Derived from Intel® Core™ 2 Duo layout
  - We calibrate the model parameter to simulate real HW transient
  - High accuracy (error < 1%) and same transient behavior



silicon thermal conductivity	$150 \cdot \left(\frac{300}{T}\right)^{4/3} \text{ W/mK}$
silicon specific heat	$1.628e^{-12} \text{ J/um}$
silicon thickness	350um
copper thermal conductivity	400W/mK
copper specific heat	$3.55e^{-12} \text{ J/um 3K}$
copper thickness	2057um
elementary cell length	1312um
package-to-air conductivity	0.4K/W




<1%

# Virtual Platform Performance

- Target:
  - 4 core Pentium® 4
  - 2GB RAM
  - 32 KB private L1 cache
  - 4 MB shared L2 cache
  - Linux OS
- Host:
  - Intel® Core™ 2 Duo
  - 2.4 Ghz
  - 2GB RAM

1 Billion instruction







# Mathworks Matlab/Simulink

- **Numerical computing environment** developed to design, implement and test numerical algorithms
- Mathworks Simulink – for **simulation of dynamic systems**: simplifies and speedups the development cycle of control systems
- **Can be called as a computational engine by** writing C and Fortran **programs** that use Mathworks Matlab's engine library
- Controller design - two steps:
  - developing the control algorithm that optimizes the system performance
  - implementing it in the system




We allow a Mathworks Matlab/Simulink description of the controller to directly drive at run-time the performance knobs of the emulated system



# Virtual Platform

## Mathworks Matlab interface:

- New module named Controller in RUBY
- Initialization: starts the Mathworks Matlab engine concurrent process,
- Every N cycle - wake-up:
  - send the current performance monitor output to the Mathworks Simulink model
  - execute one step of the controller Mathworks Simulink model
  - propagate the Mathworks Simulink controller decision to the DVFS module






# Virtual Platform

## Mathworks Matlab interface:

- New module named Controller in RUBY
- Initialization: starts the Mathworks Matlab engine concurrent process,
- Every N cycle - wake-up:
  - send the current performance monitor output to the Mathworks Simulink model

## CONTROL-STRATEGIES DEVELOPMENT CYCLE

1. Controller design in Mathworks Matlab/Simulink framework
  - system represented by a simplified model
  - obtained by physical considerations and identification techniques
2. Set of simulation tests and design adjustments done in Simulink
3. Tuned controller evaluation with an accurate model of the plant done in the virtual platform
4. Performance analysis, by simulating the overall system



Virtutech Simics

Simulator

ALMA MATER

Virtual Platform


# Results

## Energy Controller (EC)


- Performance Loss < 5%
- Energy minimization

## Temperature Controller (TC)


- Complexity reduction
  - 2 explicit region for controller
- Performs as the centralized <3%
  - Thermal capping




### Distr vs. Centr TC QoS loss




### Energy Controller



### Thermal bound




# Working on Real Chips (Intel)





# Working on Real Chips (Intel)

Air flow



- Intel Nehalem
- 8core/16thread
- 2.9GHz
- 95W TDP
- IPMI







# Working on Real Chips (Intel)


## Single Chip Cloud (45nm)



- 567.1 mm<sup>2</sup>
- 48cores @1GHz
- 2GHz NoC
- 25-125W
- 27 (f), 8 (V) islands




# Thermal Sensor Variability



Sensor map @ 533 MHz power virus

Sensor map @ 100 MHz idle





# Outline

---

- Introduction
- Scalable Control
- Scalable model learning
- Experimental Environment
- Challenges ahead



# The 1,000 Cores Chip

- STM-CEA Platform 2012 project
  - Die with 4 16-cores tiles with L1 & L2 → few tens of mm<sup>2</sup> (28nm)
  - SCC die → 20 of these dies: 1,280 cores
  - Thousands of Vdd, f domains
- 3D stacking currently the only technology which can provide sufficient L3 bandwidth
  - Vertical thermal dissipation!
  - Heterogeneous requirements (DRAM≠LOGIC)
- Major static and dynamic variability



# Power management Challenges

- Truly scalable algorithms  $\rightarrow O(N \log N)$
- Hardware support needed (e.g. DPM NoC)
- Cross-layer algos are needed
  - Real-time intra+inter layer communication
  - Abstraction and filtering
  - Multi-scale
- The threat of non-linearity
  - Hybrid control complexity (MILP is NP-HARD)
  - Lack of robustness (Ill-conditioning) and stability proofs

**SoCs as complex systems (societies/markets)**  
 **$\rightarrow$  DPM as political sociology/finance?**



# Thank you!



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA