Schedulability analysis of Ravenscar systems with MAST+

Marco Panunzio and Tullio Vardanega
Department of Pure and Applied Mathematics
University of Padova, Italy
{panunzio, tullio.vardanega}@math.unipd.it

ArtistDesign Workshop on Real-Time System Models for Schedulability Analysis
University of Cantabria - Santander, Spain
February 7-8, 2011
Outline

- Overview on MAST+
  - Use of MAST+ in the ASSERT project
- Overview on the Ravenscar Profile
- Ravenscar-aware schedulability analysis
- Implementation in MAST+
- Conclusions
  - MAST+
  - Evolution of MAST
Overview on MAST+

- Developed in the scope of the ASSERT project
  - FP6 [2004-2008]
  - Model-based process for the development of on-board software

- Support for
  - Modeling of systems abiding by the priority-band architecture
    - Hierarchical architecture of interest for the project
  - Modeling of Ravenscar systems
  - Ravenscar-aware scheduling analysis
    - Holistic analysis
  - XML output [missing in MAST at that time]

- Realized as an extension to MAST 1.3.6
  - Developed in the period August 2006-December 2007
Use of MAST+ in the ASSERT project

1. Construct a PIM, which represent a problem solution independent of any particular implementation

2. Complement the PIM with information on the target platform and the deployment plan

3. The design environment automatically generates a PSM via model transformation

Equivalent to the abstraction level of MARTE

4. Extract information from the PSM / SAM to create a MAST model (conforming to the MAST+ metamodel)

5. Generate the input to feed MAST+ and perform schedulability analysis

6. Report back the analysis results on the PSM and then on the corresponding entities in the design space

7. Change attributes in the design space and iterate the analysis until the system is satisfactory in the various functional and extra-functional dimensions

[PaVa07] [BoPaVa08]
Overview on the Ravenscar profile

- **Restricted tasking model for the Ada programming language**
  - Removes all sources of non-determinism and unbounded execution cost
  - Can be implemented in a small and efficient real-time kernel
  - Can be conceptually mirrored in other languages (e.g. RTSJ)

- **Ravenscar programs are amenable to static analysis**
  - Static existence model
    - Fixed set of tasks and interrupts, fixed priorities, no task termination
  - Static synchronization and communication model
    - No task synchronization (rendezvous)
    - Asynchronous one-way communication mediated by protected objects
  - Deterministic execution model
    - Max 1 PO Entry, Max 1 Task per PO Entry, No Relative Delay, No Asynchronous Control, use of high-precision notion of time (e.g. Ada.Real_Time)
  - Deterministic memory usage
    - No_Implicit_Heap_Allocations

[BuDoVa03]
Ravenscar-aware schedulability analysis

Classical uniprocessor response time equation

\[ w_i^n = B_i + C_i + \sum_{j \in hp(i)} w_i^{n-1} + J_i \left( \frac{w_i^{n-1} + J_i}{T_j} \right) C_j \]

Validity condition

\[ D_i \leq T_i \]

Termination condition

\[ w_i^{n+1} = w_i^n \]

Ravenscar uniprocessor equations

\[ w_i^n = \max(B_{\text{ker}}, B_i) + CS1 + C_i + \sum_{j \in hp(i)} w_i^{n-1} + J_i \left( \frac{w_i^{n-1} + J_i}{T_j} \right) (CS1 + C_j + TS + CS2) + I_{\text{clock}}^{w_i^{n-1}} + I_{\text{extint}}^{w_i^{n-1}} \]

Kernel blocking time

"In" Context switch

"In" Context switch

Suspension overhead

"Out" Context switch

Clock overhead

Interrupt management

Ravenscar uniprocessor equations

\[ I_{\text{clock}}^{w_i^n} = I_{\text{periodic}}^{w_i^n} + I_{\text{demanded}}^{w_i^n} = \left( \frac{w_i^n}{T_{\text{periodic}}} \right) CH_{\text{periodic}} + \sum_{j \in hp_{\text{periodic}(i)}} \left( \frac{w_i^n}{T_j} \right) CH_{\text{demanded}} + \sum_{k \in l_{\text{periodic}(i)}} CH_{\text{demanded}} \]

Knowledge of which kernel mechanisms (and how many times) are used in a busy interval

Classical uniprocessor response time equation

\[ CS1=\text{Ready}+\text{Select}+\text{Switch} \]

\[ CS2=\text{Select}+\text{Switch} \]

\[ TS_{\text{periodic}}=\text{Delay\_until} \]

\[ TS_{\text{sporadic}}=\text{Delay\_until}+\text{Wait\_Enter} \]

[VaZaPu05]
Implementation in MAST+

1) System modeling

- Regular_Processor
- Execution_Platform
- RCM_Processor
- RCM_Kernel

<table>
<thead>
<tr>
<th>GNATforLEON_2.1.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ready 10µs</td>
</tr>
<tr>
<td>Select 5µs</td>
</tr>
<tr>
<td>Switch 5µs</td>
</tr>
<tr>
<td>Wait 15µs</td>
</tr>
<tr>
<td>Delay_Until 3µs</td>
</tr>
<tr>
<td>CH_demanded 12µs</td>
</tr>
<tr>
<td>...</td>
</tr>
</tbody>
</table>

Introduced the concept of execution platform, to model the cost of RTOS / Kernel mechanisms

Partly redundant with other MAST entities

2) Analysis tools

- Implemented a Ravenscar-aware holistic analysis
  - The analysis tool can access the kernel metrics and use them as terms in the equations
  - Considerable as a “feasibility study” for the implementation of Ravenscar-aware offset-based analysis
Conclusions

- **MAST+**
  - Created as part of a MDE process
    - Supported also by the “follow-up” of the ASSERT project, named CHESS
  - Responds to important modeling and analysis needs
    - Ravenscar systems
    - The implementation was not optimal
      - Constrained by other project- and maintenance-related aspects
  - Support is discontinued
    - Too costly to backport the changes of newer versions of MAST
      - Easier to re-start directly from MAST 1.3.8
Evolution of MAST

- Relationship with the UML MARTE profile
  - Development of standard converters to and from MAST

- Easy of extensibility to support additional analysis tools and platforms

- How to promote a third-party extension to the mainstream version of MAST?
Bibliography


