MADES

Neil Audsley, Ian Gray, Leandro Indrusiak, Dimitris Kolovos, Nikos Matragkas, Richard Paige


> Department of Computer Science The University of York

MADES

- EU FP7 STREP project April 2010 for 30 months
- Model-driven Code Generation for Embedded Systems
 - UML + MARTE to Real-Time Java / C++



Modelling overview



Hardware models

Model	Modelling level		System C simulation level
H2		Topology not modelled, totally- connected network assumed	Functional
H1	CPU - CPU CPU - Mem Mem	Topology modelled, untimed, simple functional model reduces accuracy of simulation	Transaction-level modelling (TLM)
НО	CAN bus Arm 9 DCache DDR2	Complete hardware model, allows verification	Cycle-accurate

Model Verification and Code Generation

