

ABV – A Verifier for the Architecture Analysis and Design Language (AADL)

**Stefan Björnander, Cristina Seceleanu
Kristina Lundqvist, Paul Pettersson**

**Mälardalen University
Sweden**

Outline

- Motivation
- Background
- Our Formal Analysis Framework
 - The Denotational Semantics for AADL Elements
 - The Implementation in Standard ML
 - The ABV Model Checker
 - Illustrative Examples
- Conclusions and Future Work



Motivation

Embedded Systems

- Microprocessor-based systems embedded into larger systems.
- 99% of all software.
- Everywhere around us, from mp3-players to nuclear plants.
- Often expected to run for years without failure.



Space Shuttle Atlantis



Computerized Toaster



Motivation

What Can Go Wrong?

- The Mercury Space Shuttle
 - The Famous Fortran Bug:
“DO 10 I=1.10” instead of “DO 10 I=1,10”.
- The Mariner 1 Flight
 - Its mission was to carry a probe to Venus.
 - Due to a spelling error in the algorithm specification, the mission was aborted and the shuttle destroyed after six minutes.



Motivation

Software Design Issues

- Abstraction and Refinement
- Algorithms and Data Structures
- Modularity and Information Hiding
- Software Architecture



Motivation

Software Design Issues

- Abstraction and Refinement
- Algorithms and Data Structures
- Modularity and Information Hiding
- **Software Architecture**



Motivation

Software Architecture

- A system is the set of structures needed to reason about the system, both its hardware and software.
- Model-Driven Architecture (MDA).
- Architecture Description Languages (ADLs).
 - Formal Verification



Motivation

Software Architecture

- A system is the set of structures needed to reason about the system, both its hardware and software.
- Model-Driven Architecture (MDA).
- **Architecture Description Languages (ADLs).**
 - **Formal Verification**



Motivation

AADL

- A SAE (Society of Automotive Engineers) standard.
- Popular in the automobile and avionics industry.
- Models both the hardware and software of the system. Supports encapsulation and inheritance.
- However:
 - Has not yet, in total, been formally defined.
 - Does not support formal verification.



Motivation

AADL

- A SAE (Society of Automotive Engineers) standard.
- Popular in the automobile and avionics industry.
- Models both the hardware and software of the system. Supports encapsulation and inheritance.
- However:
 - Has not yet, in total, been formally defined.
 - Does not support **formal verification**.



Motivation

Formal Verification

- An act of proving or disproving suitable to guarantee the correctness of the system.
- Using rigorous mathematical models, most often with assistance of a computer.
 - True/False answers.
 - Number answers.
- Formal Verification Methods
 - Theorem Proving
 - Model Checking



Motivation

Formal Verification

- An act of proving or disproving suitable to guarantee the correctness of the system.
- Using rigorous mathematical models, most often with assistance of a computer.
 - True/False answers.
 - Number answers.
- Formal Verification Methods
 - Theorem Proving
 - **Model Checking**




Outline

- Motivation
- **Background**
- Our Formal Analysis Framework
 - The Denotational Semantics for AADL Elements
 - The Implementation in Standard ML
 - The ABV Model Checker
 - Illustrative Examples
- Conclusions and Future Work

Background

The AADL Behavior Annex





- States
- Transitions
- State Variables with Initializations.



Background

Computation Tree Logic (CTL)

- Branching-time temporal logic.
- Models time as a tree structure with a non-determined future.
- Properties
 - Safety (all global)
 - Liveness (all eventually)
 - Reachability (exists eventually)
 - Deadlock
 - Mutual Exclusion





Outline

- Motivation
- Background
- **Our Formal Analysis Framework**
 - The Denotational Semantics for AADL Elements
 - The Implementation in Standard ML
 - The ABV Model Checker
 - Illustrative Examples
- Conclusions and Future Work



The Formal Analysis Framework

- Denotational Semantics
 - Support Model Checking with CTL
- Implementation in Standard ML
 - Line-to-line translation
- The ABV Tool
 - Performs model checking on CTL properties on AADL models.
 - User-friendly graphical tool.

The Denotational Semantics

Denotational Semantics for AADL and its Behavior Annex

- Formally defines a subset of AADL and its Behavior Annex.
- Supports Model Checking.
- Implemented in Standard ML.



The Denotational Semantics

The AADL subset

- System
- System implementation
- Subcomponent
- Connection

The Denotational Semantics

The AADL Syntax

Model ::= *System SystemImpl*
System ::= *System System*
 | **system** *Identifier SystemBody end ;*
SystemBody ::= *OptionalFeatures OptionalAnnex*
OptionalFeatures ::= **features** *Feature*
 | ε
Feature ::= *Feature Feature*
 | *Identifier : in event port ;*
 | *Identifier : out event port ;*

SystemImpl ::= **system implementation** *Identifier .*
 Identifier SystemImplBody end ;
SystemImplBody ::= *OptionalSubcomponents*
 OptionalConnections
OptionalSubcomponents ::= **subcomponents**
 Subcomponent
 | ε
Subcomponent ::= *Subcomponent Subcomponent*
 | *Identifier : system Identifier ;*
OptionalConnections ::= **connections** *Connection*
 | ε
Connection ::= *Connection Connection*
 | **event port** *Identifier . Identifier ->*
 Identifier . Identifier ;

The Denotational Semantics

The Behavior Annex Syntax

- Formalization of the whole annex

<p><i>Annex</i> ::= annex <i>Identifier</i> {** <i>OptionalStateVariables</i> <i>OptionalInitializations</i> <i>OptionalStates</i> <i>OptionalTransitions</i> **} ;</p> <p><i>OptionalStateVariables</i> ::= state variables <i>StateVariables</i> ϵ</p> <p><i>StateVariables</i> ::= <i>StateVariable</i> <i>StateVariable</i> <i>Identifier</i> : integer ;</p> <p><i>OptionalStates</i> ::= states <i>State</i> ϵ</p> <p><i>State</i> ::= <i>State</i> <i>State</i> <i>Identifier</i> : initial state ; <i>Identifier</i> : state ;</p>	<p><i>OptionalInitializations</i> ::= initializations <i>Action</i> ϵ</p> <p><i>OptionalTransitions</i> ::= transitions <i>Transition</i> ϵ</p> <p><i>Transition</i> ::= <i>Transition</i> <i>Transition</i> <i>Identifier</i> -[<i>Expression</i>]-> <i>Identifier</i> <i>OptionalActions</i></p> <p><i>OptionalActions</i> ::= { <i>Action</i> } ;</p> <p><i>Action</i> ::= <i>Action</i> <i>Action</i> <i>Identifier</i> := <i>Expression</i> ; <i>Identifier</i> ! ;</p> <p><i>Expression</i> ::= Identifier <i>Expression</i> <i>ArithmeticOperator</i> <i>Expression</i></p> <p><i>ArithmeticOperator</i> ::= + - * /</p>
---	---



The Standard ML Implementation

- Purpose
 - Automated model checking on CTL Properties.
- Motivation for Standard ML
 - Small gap between Denotational Semantics and Standard ML.
 - They are both based on the lambda-calculus.
 - Constructs:
 - if-then-else-statement
 - let-in-blocks.
 - Both supports recursively defined data types.

The Standard ML Implementation


The *Feature* Semantic Function

```
feature : Feature → Table  
feature [[F1 F2]] =  
  let port_table1 = feature F1 in  
  let port_table2 = feature F2 in  
    table_merge port_table1 port_table2  
feature [I : in event port] =  
  table_set I (boolean false) table_empty  
feature [I : out event port] =  
  table_set I (boolean false) table_empty
```

```
(* val feature = fn : Feature -> Value Table *)  
fun feature (features (F1, F2)) =  
  let val port_table1 = feature F1 in  
  let val port_table2 = feature F2 in  
    table_merge port_table1 port_table2 end end  
| feature (inport I) =  
  table_set I (boolean_value false) table_empty  
| feature (outport I) =  
  table_set I (boolean_value false) table_empty;
```

The Standard ML Implementation


- **The AADL-to-ML Parser**
 - Translates the AADL source code and CTL property specification to Standard ML format.
- **Modules**
 - Symbol Table and Type Checking
 - State Space Tree Generator
 - CTL Property Evaluator



The ABV Tool

The AADL and its Behavior Annex Verifier (ABV)

- A tool for model checking of CTL properties.
- Implemented in Standard ML, based on the Denotational semantics.
- Encapsulated in an Eclipse plug-in.




Example 1: Mutual Exclusion

Safety Property

```

system SubSystem1
  features
    CriticalEnter: in event port;
    CriticalLeave: out event port;
  annex SubSystem1 {**
  initializations
    CriticalLeave!;
  states
    Waiting :initial state;
    Critical :state;
  transitions
    Waiting -[CriticalEnter?]-> Critical;
    Critical -[true]-> Waiting {CriticalLeave!;}
  **};
end SubSystem1;
...
system implementation MainSystem.impl
  subcomponents
    subSystem1: system SubSystem1;
    subSystem2: system SubSystem2;
  connections
    event port subSystem1.CriticalLeave -> subSystem2.Critical
    event port subSystem2.CriticalLeave -> subSystem1.Critical
end MainSystem.impl;




```



Example 1: Mutual Exclusion

Safety Property


- We want to prove that the *subsystem1* and *subsystem2* subcomponents never reach their critical sections at the same time.
- CTL Safety Property:
all global not (subSystem1.Critical and subSystem2.Critical)



Example 2: The Production Cell System

Behavior Property

- Based on an automated manufacturing system (first described by Lewerentz and Lindner in 1995).
- Functionality:
 - Moves a block through the system.
 - Presses the block.
 - Deposits blocks on belt.





As depicted by Martin Ouimet, 2007.

Example 2: The Production Cell System

Behavior Property



- *storer* subcomponent
 - *StoredBlocks*: counts the number of processed blocks.
- We want to prove that a block added at the beginning reaches the end.
- CTL Liveness Property:
all eventually $\text{storer.StoredBlocks} = 1$



Example 2: The Production Cell System

Architectural Property

- We want to prove that a signal does not become overwritten before it is read.
- CTL Safety Property:
all global feedBelt.InBlockReady_count \leq 1





Example 3: The Wolf, Goat, and Cabbage



- Initial State: `wgc.BWGC_`
- CTL Reachability Property:
exists eventually `wgc._BWGC`
and `(wgc.WAteG = 0)`
and `(wgc.GAteC = 0)`

```

system WolfGoatCabbage
annex WolfGoatCabbage_Annex
{**
state variables
  WAteG, GAteC : integer;

initializations
  WAteG := 0; GAteC := 0;

states
  BWGC_ : initial state;
  BWG_C, BWC_G, BGC_W, BW_GC, BG_WC, BC_WG,
  B_WGC, WGC_B, WG_BC, WC_BG, GC_BW, W_BGC,
  G_BWC, C_BWG, _BWGC : state;

transitions
  BWGC_-[true]-> WGC_B;
  BWGC_-[true]-> GC_BW {GAteC := 1;}
  ...
**};
end WolfGoatCabbage;



system Main
end Main;

system implementation Main.impl
subcomponents
  wgc : system WolfGoatCabbage;
end Main.impl;

```

Example 3: The Wolf, Goat, and Cabbage

- Scalability
- Trace Generation



Log File

0:
Transition: wgc.BWGC_ -> wgc.WC_BG
State: wgc = WC_BG, WAtEG = 0, GAtEC = 0

1:
Transition: wgc.WC_BG -> wgc.BWC_G
State: wgc = BWC_G, WAtEG = 0, GAtEC = 0

2:
Transition: wgc.BWC_G -> wgc.C_BWG
State: wgc = C_BWG, WAtEG = 0, GAtEC = 0

3:
Transition: wgc.C_BWG -> wgc.BGC_W
State: wgc = BGC_W, WAtEG = 0, GAtEC = 0

4:
Transition: wgc.BGC_W -> wgc.G_BWC
State: wgc = G_BWC, WAtEG = 0, GAtEC = 0

5:
Transition: wgc.G_BWC -> wgc.BG_WC
State: wgc = BG_WC, WAtEG = 0, GAtEC = 0

6:
Transition: wgc.BG_WC -> wgc._BWGC
State: wgc = _BWGC, WAtEG = 0, GAtEC = 0



Outline

- Motivation
- Background
- Our Formal Analysis Framework
 - The Denotational Semantics for AADL Elements
 - The Implementation in Standard ML
 - The ABV Model Checker
 - Illustrative Examples
- **Conclusions and Future Work**

Conclusions and Future Work

Conclusions

- The ABV Tool for Formal Verification of AADL Models with CTL Properties
- Exemplified on Three Illustrative Systems
- Promising Scalability
- Provides Insight on Architecture and Related Behavior



Conclusions and Future Work

Future Work

- At present: the state space tree becomes completely generated before evaluation.
- Future: should be possibly to generate and evaluate the state space tree “on-the-fly”.
- Add time annotation to the transitions in order to perform real-time analysis.
- Other architecture description languages, such as MARTE or EAST-ADL as source language.



Thank You!

Questions and Suggestions?

www.idt.mdh.se/~sbr02
stefan.bjornander@mdh.se