Participants
-
ArtistDesign Participants
- Strategic Management Board — ArtistDesign NoE
- ArtistDesign Core partners - full consortium
-
ArtistDesign Core Partners - by Cluster topics
- Cluster: Modeling and Validation
- Cluster: SW Synthesis, Code Generation and Timing Analysis
- Cluster: Operating Systems and Networks
- Cluster: Hardware Platforms and MPSoC Design
- Intercluster activity: Design for Adaptivity
- Intercluster activity: Design for Predictability and Performance
- Intercluster activity: Integration Driven by Industrial Applications
- ArtistDesign Affiliated Partners - by cluster topics
- Artist2 Participants
Cluster: Hardware Platforms and MPSoC Design
-
Jan Madsen
Technical University of Denmark
Role within the ArtistDesign European Network of ExcellenceEmail: 
jan@imm.dtu.dk
Tel: +45 4525 3751
Member of the Strategic Management Board
Cluster Leader for
Hardware Platforms and MPSoC Design
Leader of the JPRA Activity: “Platform and MPSoC Analysis”
-
Luca Benini
University of Bologna
Email: Luca Benini <lbenini@deis.unibo.it>
Tel: (+39) (0) 512093782
Member of the Strategic Management Board
Co-leads
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Adaptivity
Participates in
Intercluster activity: Design for Predictability and Performance
Leader of the JPRA Activity: “Platform and MPSoC Design”
-
Thierry Collette
CEA
Email: Thierry.Collette@cea.fr
Tel: (+33) 16908 6525
Participates in
Hardware Platforms and MPSoC Design
-
Petru Eles
Linkoping University
Email: petel@ida.liu.se
Tel: +46 13 281 396
Participates in
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Predictability and Performance
-
Rolf Ernst
Technische Universität Braunschweig
Email: ernst@ida.ing.tu-bs.de
Tel: (+49) 531 391 3730
Participates in
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Predictability and Performance
-
Axel Jantsch
Royal Institute of Technology
Email: axel@imit.kth.se
Tel: +46 8 790 4124
Participates in
Modeling and Validation
Participates in
Hardware Platforms and MPSoC Design
-
Stylianos Mamagkakis
IMEC
Email: Stylianos.Mamagkakis@imec.be
Tel: +32 16 28 89 15
Participates in
Operating Systems and Networks
Participates in
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Predictability and Performance
-
Hannu Tenhunen
Royal Institute of Technology
Email: Hannu Tenhuen <hannu@kth.se>
Tel: + 46 8 79 04 119 +358 40 513 6563
Participates in
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Adaptivity
-
Lothar Thiele
ETH Zurich
Email: Lothar Thiele <thiele@tik.ee.ethz.ch>
Tel: +41 1 6327031
Member of the Strategic Management Board
Participates in
Hardware Platforms and MPSoC Design
Participates in
Intercluster activity: Design for Predictability and Performance
(c) Artist Consortium, All Rights Reserved - 2006, 2007, 2008, 2009